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In light of the power, memory, ILP, and utilisation walls facing the computing
industry, this work examines the hypothetical many-core approach to finding
greater compute performance and efficiency.
In order to achieve greater efficiency in an environment in which Moore’s law con-
tinues but TDP has been capped, a means of deriving performance from dark and
dim silicon is needed. The many-core hypothesis is one approach to exploiting
these available transistors efficiently. As understood in this work, it involves trad-
ing in hardware control complexity for hundreds to thousands of parallel simple
processing elements, and operating at a clock speed sufficiently low as to allow
the efficiency gains of near threshold voltage operation. Performance is there-
fore dependant on exploiting a new degree of fine-grained parallelism such as is
currently only found in GPGPUs, but in a manner that is not as restrictive in ap-
plication domain range.
While removing the complex control hardware of traditional CPUs provides space
for more arithmetic hardware, a basic level of control is still required. For a num-
ber of reasons this work chooses to replace this control largely with static schedul-
ing. This pushes the burden of control primarily to the software and specifically
the compiler, rather not to the programmer or to an application specific means of
control simplification.
An existing legacy tool chain capable of autoparallelising sequential Fortran code
to the degree of parallelism necessary for many-core exists. This work imple-
ments a many-core architecture to match it. Prototyping the design on an FPGA,
it is possible to examine the real world performance of the compiler-architecture
system to a greater degree than simulation only would allow.
Comparing theoretical peak performance and real performance in a case study
application, the system is found to be more efficient than any other reviewed, but
to also significantly under perform relative to current competing architectures.
This failing is apportioned to taking the need for simple hardware too far, and an
inability to implement static scheduling mitigating tactics due to lack of support
for such in the compiler.
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The last decade has seen the computing industry make a near universal switch to par-
allel processing. This is evidenced right through the commercial sector from dual core
mobile chips through quad-core desktops and 12 core servers, each core is in turn of-
fering higher thread counts, wider SIMD units, or specialised functional units. Finally
the academic processor literature now shows an array of new parallel architectures.
The early 2000’s saw a gradual recognition of the fact that the near doubling in tran-
sistor density accompanied by a similar drop in power consumption, seen nearly ev-
ery fabrication generation from the 70’s through the 90’s, was beginning to fail[Bohr,
2007; Borkar, 1999; Olukotun and Hammond, 2005; Stutter and Herb, 2005], and this
switch to ubiquitous parallelism is the immediate response. While clock speeds have
fallen due to power limits, multi-core architectures have also quickly reached their
scaling limits due to the overheads of their parallel model.
In the face of a plateaued power budget and the end of multi-core gains, this the-
sis examines one of the proposed alternative approaches to the need for increased
performance; that of many-core architectures - or the use of significantly more fine-
grained parallel execution on a processor core made up of hundreds to thousands of
very simple processing elements (PEs). To this end, this work centres around design-
ing an architecture that embodies the principles of a many-core processor. Named
Fynbos, this architecture is prototyped on an FPGA to enable evaluation. Given that
one of the biggest hurdles for such a radical design change is software programma-
bility, Fynbos was designed to match the capabilities of an existing legacy Fortran au-
toparallelising compiler stack, termed APPRASE.
Both the many-core model and the APPRASE-Fynbos system are considered in a
context targeting high performance computing (HPC) applications. This is in light of
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APPRASE’s historical use, Fortran’s prevalence in the domain and the consequential
significant burden of legacy code, the collective need for massive steps of energy ef-
ficiency improvement in HPC, and the domain’s existing familiarity with wide spread
parallelism.
To motivate for the many-core architecture approach the reasons behind falling
clock speeds and plateauing multi-core scaling are needed and therefore first briefly
presented here. How the issue relates to HPC is further outlined as it pertains to both
hardware and software systems. Finally the origins and justification for the many-
core approach are given and this work’s corresponding hypothesis, arguments to be
proved, scope limitations, and summarised conclusions.
1.1 Context and Definitions: The Switch to Ubiquitous Paral-
lel Computing
The doubling in compute performance enjoyed until recently was in part driven by
both Dennard’s scaling[Dennard et al., 1974] and Moore’s law[Moore, 1965]. For a
given fabrication process an optimum exists. Divergence from this optimum in ei-
ther direction means either greater chip complexity drives down yield and therefore
costs up, or lowered complexity fails to sufficiently amortise the manufacturing costs.
Moore observed that this optimum was moving upwards at a rate of approximately
2x per year, that is, in terms of cost per transistor the size of the optimal chip was in-
creasing. Dennard alternatively described the physics principles by which the semi-
conductor industry had already been and would continue to follow, that the shrinking
transistor size was not only beneficial in terms of area but also permitted a scaling in-
crease in operating frequencies accompanied by a decrease in power consumption.
The result is that faster and denser chips would operate within the same power en-
velope as the slower and less dense versions created with the previous fabrication
process.
In what became a self-fulfilling prophesy, Moore predicted his observed trend
would continue, which it has and still continues to do. Industry used the increas-
ing clock speeds, and abundance of transistors available to implement Instruction
Level Parallelism (ILP) and sophisticated hardware caching schemes, doubling com-
pute performance every 18 months.
Around 2005 and 90nm fabrication Dennardian scaling began to falter as a result
of reaching threshold voltages beyond which leakage current, rather than switching
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current, dominated power consumption. Therefore, while transistor size continues to
scale, it is with little to no increase in switching frequency due to power constraints.
For the same power budget chips must now therefore either hold transistor density
constant and increase clock speed, or accept a static or even drop in clock speeds
and increase transistor density. Thus ended the trend of free performance gains for
programmers and users.
With clock speeds thus essentially capped and even lowered by power constraints,
ILP close to an engineering end, and with memory technologies lagging behind pro-
cessors; industry has switched to rather finding performance in parallelism. Bereke-
ley’s 2006 seminal paper[Asanovic et al., 2006] summarised these problems as walls
(memory, power, and ILP) which cumulatively create a brick wall for processor per-
formance improvement. Therefore, while in the past power was cheap and transistors
expensive, the reverse is now true and the last eight years has seen the move to low-
ered clock speeds mitigated by parallel execution primarily in the form of multi-core
processors (see Figure 1.1).
The same paper additionally foresaw the end of multi-core processors, predicting
what the last decade has borne out; that they were unlikely to scale beyond 16 cores.
The reasons behind this lies in both the approach taken of duplicating complex out-
of-order, pipelined, superscalar cores with swelling on-chip coherent cache sizes, and
in the exponentially rising overheads of multi-core parallel execution (Amdahl’s law
[Amdahl, 1967], memory management, interconnect scaling). This model has been
made possible by the continuation of Moore’s law (see Figure 1.1(d)), but in order to
remain within a practical power envelope clock frequencies have been predominantly
lowered (see Figure 1.1(b)).
Adding experimental results to the core cap, a 2012 simulation study [Pinckney
et al., 2012] examined the multi-core model across six fabrication generations using
the SPLASH2 benchmark and taking into account the three primary parallel execution
overheads. The overheads included Amdahl’s law, the increasing proportion of power
use going to leakage current, and the impact of memory access hierarchy and inter-
connect. Considering the above, they concluded that using a 32nm process technol-
ogy and a median of 12 cores running slowly at near-threshold voltage (NTV), was the
optimal trade-off point. This yielded an approximate 4x gain in energy efficiency over
faster operation at the nominal voltage. Such a gain in turn leads to an approximate
4x increase in throughput. Unfortunately these values are a low point across process








Figure 1.1 – Trend graphs taken from the ISSCC 2013 [ISSCC, 2013] (a-c) and [Smith et al.,
2012] (e) technology trends reports. Note (c) Reflects total cache on die.
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with each process generation. Effectively this confirmed the core number ceiling and
drew a limit on the potential throughput advantage of the multi-core model, baring
new innovation.
Continuing from this point, without further drastic drops in power availability per
transistor, there is yet another wall quickly looming. The so called utilisation wall
[Venkatesh et al., 2010] refers to the limited fraction of a chip that can be simultane-
ously operated at full speed while remaining within a practical power budget. Sub-
sequent to this work beginning, industry discussion of the issue [Esmaeilzadeh et al.,
2011; Hardavellas et al., 2011; Kaul et al., 2012; Taylor, 2012, 2013] has describes the
wall in terms of dark or dim silicon referring to transistors available in an IC but which
(due to insufficient power budget) can only be used at a lower clock rate, or infre-
quently, or simply not at all. Dark silicon is already used (caches relative to a FPU, SSE
or other speciality logic). Designs are now needed, however, where instead of directly
adding performance dark silicon increases energy efficiency across all application do-
mains, thereby freeing up valuable power budget percentages for computation.
[Taylor, 2012] forecasts four possible outcomes of dark silicon, shrinking die sizes,
dim silicon, specialised hardware, or an unpredicted breakthrough in semiconduc-
tor technology. Of the four, specialised hardware (application and operation dedi-
cated hardware), and dim silicon (heterogeneous dynamically scaling clock frequen-
cies, larger caches (Figure 1.1(c), reconfigurable logic, or NTV highly parallel architec-
tures) are the most practically realistic. The economics of shrinking die sizes make
it unattractive, and the unforeseen technological breakthrough is obviously unpre-
dictable.
Whatever avenue is taken, the architectural model will be in part driven by what
the Berkeley paper [Asanovic et al., 2006] listed as seven (later extended to 13) key
computational domains. They expected these to be the basis of the scientific and
engineering computational industry for at least the next decade. In brief, these are
characterised as being numerically complex and data movement intensive. Further,
the model must use dark silicon to increase efficiency, and find a way to decrease the
required memory bandwidth as data movement is power expensive. The later can be
partially achieved by exploiting temporal and spacial locality to a far greater degree.
Equally, the software model adopted for these new architectures will (as always) be
driven foremost by ease of use for satisfactory performance, but also will see signifi-
cant weight placed on the practical issues of porting the enormous quantity of legacy
code that will have to make the jump to any new architecture.
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1.2 Problem as it relates to HPC
The HPC industry has been talking about achieving exascale performance for some
time now. While there has been considerable progress, with the above industry status
there has been no clear path as to how such might be achieved. In a 2011 report by
Lawrence Berkeley National Laboratory on the challenges involved, targets for an exa-
FLOP machine were set as, costing under $200M, using less than 20MW, and available
by 2018 [Shalf et al., 2011]. For perspective, the latest Top500 [Top500, 2013] number 1
offers 54PFLOPs peak performance using just under 18MW, exa-FLOP is therefore an-
other 100x greater compute performance for the same power cost. Looking at a 100x
increase across the board, this would intuitively mean that for the same power and
physical footprint as the current equivalent consumes, the exa-FLOP era would con-
tain 20W TFLOP capable general purpose desktops and 20KW peta-FLOP size single
servers. Using these numbers, such a machine would need to achieve a performance
efficiency of around 20pJ per operation. Based on projected scaling, however, the
Lawrence Berkeley report [Shalf et al., 2011] showed that while by 2018 10TFLOPs may
well be possible with only 100W, a conservative estimate on the cost of data move-
ment to supply the ALUs of such would be around 2000W because, while the cost of
operations is likely to decrease, the cost of data movement, on- and off- chip, is un-
likely to diminish by much. Locality and data management are therefore paramount
to achieving exascale computing.
1.2.1 Architecture
With the above goals in mind, examining the current HPC architectures Table 1.1 lists
the processor currently found in the top ten of the Top500. These are all broadly
based on the high speed, deeply pipelined, multi-core, multi-threaded, and x86 based
commodity architectures. The deep pipelines and sophisticated control logic mean a
complex data path can handle out-of-order, predicated, and predictive instruction
issue, while being fed by multiple cache levels. Together with support for histori-
cal programming models these processors achieve significant sequential and paral-
lel performance for applications scaling to within the region of 16 threads per node.
However, as simply increasing the core count of these architectures is not a practical
means of further scaling, some systems have added accelerators or picked more novel
architectures.
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Table 1.1 – A brief overview of the architectures used in the top 10 of the November 2013




















































8 16 2.0 58 45 128 none 4 ^^
[ * ]Thermal Design Power
[ ** ]Tianhe-2, Piz Daint E5-2670 8C, Stampede E5-2680 8C, 10 SuperMUC (E5-2680 8C)
[ *** ] Titan
[ ^ ] Sequoia, Mira, JUQUEEN, Vulcan
[ ^^ ] K computer
One means of increasing processor efficiency, is to decrease the generality of func-
tionality, considering only power the most efficient use of transistors is application
specific logic. There is therefore a growing trend to include some application spe-
cific functionality in a system. In the portable and embedded computing industries
especially, the advantages of application specific hardware are obvious, and with a
relatively narrow application range, targeting a processor at an application is a tangi-
ble avenue. GreenDroid [Goulding-Hotta et al., 2012] for instance, is a mobile archi-
tecture targeting the android market using multiple tiles each dedicated to a specific
common mobile functionality domain. Or, while not represented in the top 10 shown,
an application specific co-processor currently finding use in HPC, are the Convey
7
1. INTRODUCTION
blades [Convey, 2013]. Integrating a Xeon and multiple FPGAs, which may be dynam-
ically reconfigured into near application specific processors, Convey blades provide
high speed sequential performance alongside highly parallelised application specific
architectures for those domains that their compiler contains FPGA bit streams for.
Running on an FPGA, the clock speed is significantly below that of a conventional
CPU, yet because of the customisation and parallelism that can be achieved, they
achieve performance and power efficiency for target applications.
For more general purpose HPC use, however, other than including a few special
function units for networking, virtualisation or cryptography in a CPU, supporting
application specific units across the full range of applications targeted is impractical.
Considering also the complexities of software management and backwards compat-
ibility this would require, having dedicated units for each domain would result in a
“tower of babel”[Taylor, 2012] crisis in both hardware and software.
Taking the middle ground therefore, the most recent model of acceleration are
general purpose GPUs (GPGPUs) and the related XeonPhi Intel [Intel, 2013b] (2013)
co-processors, which are generalised versions of application specific hardware mod-
els. In the latest top500 [Top500, 2013], these accelerators contributed 35% to the
performance share, primarily through a finer-granularity of parallel processing in a
variant on vector processing. As shown in table 1.1, ranks 1 and 2 of the top 10 are
accelerated with GPGPUs, and 6 and 7 with Xeon-Phis, indicating that the processing
power is usable, at least with the top500 benchmark suite. And while it is not as simple
a comparison to make (due to the influence of many parameters; CPU selection, fab-
rication size, memory capacity and arrangement, interconnect infrastructure), ranks
1-11 in the green500 [Green500, 2013] which ranks supercomputers according perfor-
mance per watt, are accelerated with GPGPUs indicating that at least a measure of the
expected power efficiency gains are also realisable.
Alternatively, ranks 3,5, 8 and 9, are BlueGene/Q systems, which make use of a very
different approach to performance. While multi-core is already known to not scale
energy efficiently, IBM attempted to adapt it in a manner that increased efficiency yet
still supported a familiar programming environment. A goal they have at least par-
tially succeeded at; filling ranks 12-34 bar 1, in the green500. Because it is specifically
targeting the HPC application domains, BlueGene/Q makes use of massive parallel
integration with processor chips containing 16 cores (plus 1 for management and 1
spare) each of which is comparatively; simple, slow and low power (55W vs >100W)
while still supporting 64 threads and 4 SIMD units. This is twice the average socket
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density (8 cores) for the rest of the top500 list, and only possible due to the lower TDP
and hierarchical SMP arrangement, the latter again negatively affects programmabil-
ity to a degree.
Finally, there are the SPARC64 VIIIfx and non-GPU accelerated Xeon based sys-
tems (ranks 4 and 10 respectively), which are conventional clusters that achieve the
worst FLOPS/W ratings of the top 10. Both of these are older systems which have not
taken any novel steps towards higher efficiencies.
Returning to the search for another means of increasing compute efficiency, if ap-
plication specific hardware across the board is impractical, and middle ground solu-
tions remain limited in how broad a range of applications they can benefit [Lee et al.,
2010; Vuduc et al., 2010], a further solution is needed. One proposal for such, the sub-
ject of this thesis, advocates for the use of hundreds to thousands of parallel compute
units (ALUs) closely integrated on a single chip. The rational for this lies primarily
in the above discussion of fabrication technology trends, in order to avoid the utili-
sation wall, dim silicon must be exploited. As such, NTV operation is needed which
means a significant drop in clock speeds. If done in a programmable and applica-
tion amenable manner, the much higher degree of parallel execution that thousands
of simple cores offer may be able to compensate for the raw speed loss. Further, the
idea is also in line with Pollack’s rule [Pollack, 1999] which noted that under the com-
plex sequential core architectural model, performance is roughly proportional to the
square root of transistor count or chip complexity. Power, however, increases linearly
with chip complexity. The result is the evidenced decreasing performance for power
trade-off, where the optimal core complexity for power cost point is below the current
degree of sequential core complexity. In other words, considering that control logic
carries out no mathematics, if the logic real-estate used in complex ILP and caching
control logic is instead used on many simple cores it may be possible to carry out
more real processing work for the same power.
1.2.2 Programmability
If fine-grained parallelism is the most efficient and viable approach to further perfor-
mance gains, the practicalities of such in terms of application mapping need to be
examined. Concerning application parallelism, Amdahl’s law indicates that there is
insufficient parallelism in current applications to compensate for the many-core pro-
posed drop in clock speeds. Due to the size of the problems and data sets involved
HPC is possibly the one sector most suited to taking advantage of significantly greater
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degrees of parallelism for a wide spread domain of generic applications. While Am-
dahl’s law stands in valid opposition to the approach of scaling up to greater paral-
lelism, it neglects to take into account the possibility of increasing the parallelisable
problem size. Gustafson’s law [Gustafson, 1988] formalises how speed-up should, in
contradiction to Amdahl, be calculated by scaling the problem to the number of avail-
able processors rather than fixing the problem size. In the case of HPC applications,
enlarging the problem size is often not just possible but desirable, finer meshes in
fluid dynamics, large numbers of bodies in n-body molecular dynamics simulations,
more threads in monte carlo astrophysics and financial computations, or smaller time
steps and grid sizes in climate modelling. All of these would benefit if the computa-
tional power existed to handle such in a practical time span and power budget.
Concerning application expression and mapping to the hardware, for HPC cur-
rently the defacto standard programming model is distributed computing through
task parallelism and data distribution. Both of these are implemented with mes-
sage passing and threading compiler pragmas and parallel language constructs (for
instance, OpenMP, MPI, Pthreads). If the fine-grained parallelism of a many-core ar-
chitecture were to be utilised in HPC it is hard to see why the gains provided by these
should be discarded. It is more likely that the many-core architectures would sim-
ply replace the multi-threaded, multi-core, and multi-chip nodes within a cluster. As
such any many-core programming model would need to integrate with the current
standards. As an example, a primary factor in the adoption of GPGPU’s was the as-of-
yet still evolving but novel programming model created for them. The model manages
to abstract some of the multiple levels of concurrency while supporting a C-like pro-
gramming environment (OpenCL, CUDA or FCUDA, OpenAcc, and others), and en-
abling integration of CPU and GPGPU code into a single binary. Alternatively, taking
an even easier route the Xeon Phi is specifically constructed to enable easy porting of
HPC codes to itself. Rather than requiring the level of re-write GPGPUs do, OpenMP
and MPI are both supported for the Phi albeit alongside Phi-specific vector instruc-
tions and with the need for tuning. A new programming model that integrates with
the current standards but is capable of expressing the degree of parallelism under
consideration here is needed.
In terms of languages, for reasons of both appropriate form of expressions and his-
torical momentum Fortran is arguably the most commonly used in HPC [Loh, 2010].
For instance, within academia as a whole Fortran remains second only to MATLAB
in prevalence [Prabhu et al., 2011]. This is due primarily to the fact that the codes
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in use are well established open-source codes written in the 90’s and can therefore
be relied on to have already been thoroughly verified, debugged, tested, and opti-
mised. Interestingly, the [Prabhu et al., 2011] survey also found that while the vast
majority of respondents traded accuracy for time, because of the complexity involved
few tuned their applications to new hardware platforms or tweaked the parallel sec-
tions of code as they found the learning curve too steep. Lastly, in contrast to the For-
tran dominance of established fields, emerging interdisciplinary fields are developing
their models in C/C++.
1.3 The many-core hypothesis
The above co-processors have stepped into the immediate performance gap in HPC,
and demonstrated finer-grained parallelism’s potential within select domains. In do-
ing so some of the principles and gaps to be avoided have been exposed in hardware
design and programmability. The proposal on which this work is based takes the con-
cept of fine-grained parallel hardware in a slightly different direction (and to an ex-
treme) advocating for thousands of simple cores operating in a MIMD manner on
one chip.
1.3.1 Architecture definition
Going into more details on what a many-core or thin-core based architecture con-
sists of, the concept existed in vague terms earlier but was formally, if briefly, set out
by Intel Fellow S. Borkar in a 2007 paper [Bohr, 2007]. Subsequently, it has been dis-
cussed and refined further by himself and others (for instance [Borkar, 2010; Borkar
and Chien, 2011; Catanzaro et al., 2010; Marowka, 2011]). In its briefest form it is
proposed that the non-scaling multi-core model of tens of complex high speed cores
should be replaced with hundreds to thousands of more simple slow cores. That is
given the current and imminent power and technological limits, chips containing
thousands of simple cores exchanging control complexity for parallel width in ALUs
may offer a way to achieving sufficient efficiency for exascale computing.
While Borkar’s 2007 paper describes some of the challenges of such a many-core
architecture, he sets out no real details on practical means regarding memory organi-
sation, PE capabilities and hierarchy, instruction and data paths, system control, or
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even communication infrastructure. Borkar proposes only the use of two operat-
ing frequencies and voltages to be dynamically selectable on each PE as a compro-
mise on fine-grained power management, and cautions that particular attention will
be needed as regards the interconnect as a potentially major power draw. Similarly,
the high memory bandwidth required to supply such an array of processing elements
(PEs) is also noted as another point of possibly significant power draw. In later works
some further refinements included incorporating a large high-speed sequential core
amidst the sea of simple PEs, suggesting the sophisticated compiler placement of data
as one means of power saving regarding data movement, and the use of heteroge-
neous PEs in conjunction with the fine-grained power management.
In consequence to this undefined nature of the term many-core has been applied
to a range of architectures in the literature. Many of these do not easily fit what
Borkar described often due to limits in their scalability. But in contrast, as already
discussed, GPGPUs easily scale to multiple thousands of cores (NVIDIA’s latest K40
single IC GPGPU supports 2880 GPU cores) and are certainly a model of extracting
energy efficiency with extreme parallelism. However, if Borkar’s proposal is meant to
serve a wider range of applications than the underlying SIMD nature of GPGPUs al-
low GPGPUs and other application specific architectures are also not representative
of the above proposal.
Therefore, given that there is thus far no formal definition of many-core, that [Bohr,
2007] is the first to set out the concept (but only in high level terms) on which this
work is basing its hypothesis, that this concept is backed up by others, and that other
works exist which use the term in manners that imply a different definition, for the
purposes of specifying the goals of this work the term many-core is defined to mean
an architecture for which the follow is true:
1. The potential exists for scaling to a size where there are multiple hundreds of
PEs on a single IC.
2. To ensure NTV operation is possible, the primary source of performance is par-
allel execution rather than clock speed.
3. The data and instruction paths are intentionally kept simple to redeem logic
real-estate for more PEs.
4. A PE is capable of executing an instruction and fits within the following bound-
aries:
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(a) Is in-order.
(b) Is single threaded although multiple pipelines may exist.
(c) Supports an instruction set and register capacity too limited to operate an
OS.
(d) Is capable of simultaneously executing a different instruction to any other
PE.
(e) Is able to select operands from and store results in uniquely designated reg-
isters.
(f) Is voltage and frequency tunable.
5. On-chip sharing of data between PEs is possible, and while it’s extent is not de-
fined its should not be optimised for a particular application domain.
6. The quantity of PEs should be exploitable in terms of affording redundancy against
fabrication and use created defects.
7. The following are not required but also not excluded:
(a) The PEs need not be homogeneous.
(b) The sea of simple PEs need not be capable of operating an OS.
(c) The sea of simple PEs need not be capable of operating independent of a
host OS supporting core.
(d) Multiple operations may be embedded within a single instructions such as
in VLIW architectures.
(e) The PEs need not be capable of dynamically issuing instructions.
(f) A high-speed sequential core may or may not be integrated on chip with
the sea of simple PEs.
8. No structure for how the simple PEs are arranged is given.
9. No operating control model is defined.
10. In the context of this work only, due to the focus on HPC floating-point support
is required.1
1It is recognised that there are techniques available for running HPC applications without floating
point support but considering practicalities around adoption of new technology this is considered nec-




The question of how to program any radically new, more efficient, and parallel ar-
chitecture, is an entire domain of research. Parallel programming has always been
difficult and this new era only adds an additional suite of challenges.
1. Any new programming model for many-cores will, as ever, need to take into ac-
count:
(a) Portability between architectures.
(b) Ease of use considering the skill level of target users.
(c) Ways of avoiding common parallel pitfalls.
(d) The burden of legacy code.
(e) Mechanisms for parallel debugging and verification in a possibly non-deterministic
setting.
2. Many-core will only add further to these with the new challenges of:
(a) Integration with current cluster models.
(b) Multi-level concurrency.
(c) The need for new algorithms.
(d) Architecture heterogeneity at multiple system levels from PEs through cores
to ICs.
(e) Low-level power and interconnect management access.
(f) New forms of memory management (locality, access ordering, immutabil-
ity, sharing).
The last of these, the issue of memory management in particular is fundamentally
an execution control issue which as discussed lies at the crux of achieving energy
efficiency, making it of paramount importance in examining programmability. In a
discussion around implicitly parallel programming models in 2007 [Hwu et al., 2007]
advocated that hardware architects cannot simply pass this control burden to the soft-
ware because of the burden it places on the programmer. A number of the older ar-
chitectural models reviewed in chapter 2 do take it on in hardware in innovative man-
ners, however, in a context where transistor operation comes at a power premium,
software control offers significant advantage not just in energy efficiency but also in
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range and flexibility of application domain support and the problems of portability
and heterogeneity.
Determining how to handle the above control issue means that the line defining
hardware and software responsibilities needs to be drawn in order for either to be
developed. In the case of this work the location of that line is most strongly influenced
by the compiler stack used which pre-dates the hardware. While the move to many-
core architectures is revolutionary it exhibits elements of a return to techniques used
before clock speed and ILP were a sufficient easy source of performance gains. The
first generations of supercomputers used massive, for the time, parallelism on a level
that was more fine-grained than the now classic cluster structure. This thesis uses
a Fortran autoparallelising software pipeline that was originally created to improve
parallel performance on such a machine.
The attractions of autoparallelisation are obvious and all the greater when con-
sidering porting hundreds of thousands of lines of legacy codes. It addresses all the
problems traditionally associated with parallel programming the complexity of man-
aging code dependencies, the possibility for non-deterministic behaviour and other
pitfalls introduced by manual optimisations, the common need for and difficulty in
scheduling synchronisation between processes, and the abstraction level of mod-
ern languages. And instead offers parallel operation via traditional sequential cod-
ing. This makes for a very low barrier to use, which is a significant need considering
the apparent low parallelisation skill level within the science user community of HPC
[Prabhu et al., 2011].
Further in favour of using autoparallelisation in this particular case is the fine-
grained nature of parallelisation under consideration. Historically the majority of
autoparallelisers have been concerned with high-level data and task parallelisation,
where the number of parameters to be taken into account when making a decision is
very high, as is the cost of the compiler making a poor decision. The fine-grained par-
allelisation under consideration in this work, however, is concerned with the paral-
lelisation of single instructions rather than application tasks, and the data placement
of single words rather than large blocks of contiguous memory. In this case therefore,
because the sphere of influence of tasks (operations) and data (operands) is so much
lower, the costs of a poor decision are more likely to have less of an impact on the
whole application. Also, with a lower number of parameters of influence on a single
operation decision making is simpler. Finally where human insights into an applica-
tion can play a significant role on high level task and data parallelism, the level of par-
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allelism invoked on a many-core parallelising single operations (ADD, MUL, MOVE
and similar) for anything other than the most trivial of codes, is beyond human capa-
bility to analyse and schedule. The processes is rather a matter of book keepingS for
which computers are already ideally suited.
Some of the issues which an autoparallelisation based programming model does
not immediately cater for, however, include the problems of non-parallelisable algo-
rithms, memory management as an execution control mechanic, portability and het-
erogeneous systems, and low-level fine-grained control of power and interconnect
hardware. How this work intends to cater for such will be argued in the later chapters,
predominantly by judiciously dividing these between hardware and software.
1.4 Thesis Hypothesis and scope limitations
For all of the above reasons it appears worth while to investigate what would be re-
quired in a many-core architecture to match the APPRASE legacy Fortran autoparal-
lelising pipeline, with the goal of increasing compute efficiency when executing HPC
applications. The following hypothesis is therefore put forward:
That a many-core architecture designed to match the legacy APPRASE Fortran au-
toparallelising pipeline, can achieve improved compute efficiency over a traditional su-
perscalar sequential core, while still providing reasonable performance when executing
HPC codes, making the APPRASE-Fynbos system approach a viable option in tackling
the walls currently facing the computing industry.
In arguing for and against this hypothesis, the following research questions will be
addressed:
1. Is Fynbos representative of the proposed theoretical many-core architecture,
how does it compare to other similar architectures, and how well does it facili-
tate optimal MIMD operation for HPC applications?
2. Do Fynbos and APPRASE together meet the needs of a programming and ar-
chitectural model for HPC applications, and in doing so are the practicalities of
industry adoption addressed?
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3. What compute performance and efficiency metric values does Fynbos theoret-
ically achieve and how do these compare to current metrics and the require-
ments for exascale computing?
4. What compute performance and efficiency metric values does the APPRASE-
Fynbos system together achieve, relative to a traditional superscalar sequential
x86 core, and how well would it therefore serve as a multi-core replacement in
an HPC multi-node cluster?
5. Considering the answers to the above, would the use of the APPRASE-Fynbos
system facilitate creating a exascale compute system, and in either case what in-
sights does this thesis’s work in creating the system provide regarding the many-
core hypothesis?
The high-level novelty contributions of this work will include:
1. Design of a novel many-core processor for general purpose HPC and considera-
tion of its use as a replacement for current multi-core chips in a cluster.
2. Use of a Fortran autoparallelising compiler to port sequential Fortran to a many-
core architecture.
3. Examination of the performance and energy costs of using an FPGA as a many-
core substrate.
4. A review of many-core like architectures.
The scope of this work is subject to the following limitations:
1. As an initial investigative prototyping exercise, the hardware and software layer
needed to cluster many-cores is not considered.
2. How languages other than simple sequential Fortran might be ported to many-
cores is not addressed.
3. Other than mention in the literature review, how many-core architectures and
applications other than HPC might relate to one another is not considered.
4. While infrastructure is developed to move data and instructions in and out of
Fynbos, due to the prototype nature of the system and development kit style




To summarise therefore, with the end of Dennardian scaling chip power budgets are at
their maximum yet Moore’s law continues and so transistor densities will continue to
grow. In the face of this power wall and adding the ILP, memory, and utilisation walls,
an architectural model significantly more energy efficient than current approaches
is required if industry is to continue increasing available performance. To circum-
vent the problem industry has turned to pausing and even reversing slightly the last
decades rapidly increasing clock speeds, and instead has increased core counts per
chip. The multi-core model has served as a temporary solution but will not continue
to scale beyond 16 cores, as beyond this point the overheads of the model overrun any
performance gains. In another more recent approach GPGPUs and other application
specific accelerators are a further response to the walls, and one which has found
prominence in the HPC market demonstrating the performance and efficiency ad-
vantages possible with a finer granularity of parallelism, than clustering, multi-cores,
or multi-threading. They are, however, fundamentally limited in application domain
range by their SIMT model.
Focusing on HPC specifically, and its push towards exascale, a 100x increase in
compute performance is needed for a near zero increase in power cost. Industry is
therefore looking into new, ways of using dark silicon, fabrication process technolo-
gies, power management methods, and the programming models needed to accom-
pany each. The new architectural model will be driven by demands for support of
numerically complex data movement intensive computations, and the need for en-
ergy efficient computation. Equally, the new programming model needed to program
such a new architecture will, apart from ease of use, see significant pressure to provide
backwards compatibility or a means of porting all the legacy sequential code currently
in use.
Within this substantial scope for new work, this thesis is focusing on a proposal
for chips containing hundreds to thousands of cores operating at NTV and achieving
performance through unprecedented MIMD fine-grained parallelism. Based on the
problem set size and scalability of scientific HPC codes, it has been argued that HPC
is a domain likely to benefit from such an architecture. Considering that a dominant
language in HPC is Fortran, and to ensure such an architecture is programmable, it
has been argued that a legacy Fortran autoparallelising software pipeline is the best
means of exposing the extreme nature of the parallelism under consideration. This
18
1.5 Chapter Summary
approach is additionally advantageous considering the quantity of legacy codes in
use in HPC, which based on the above technological conundrum present an unavoid-
able and immense barrier to further performance gains in HPC if a radically different
architecture requires they be recoded. An admitted caveat to this, however, is that
there will be codes for which the underlying algorithm needs to be changed.
In the domain of many-core literature there exists a range of architectures claim-
ing the title yet differing widely. For the purposes of this work a definition that is ap-
propriate for the defined target of HPC has therefore been given, focusing primarily
on floating point support, generality of applicability, and scalability in cores, memory
and interconnect.
The existing literature while focused more on hardware for target applications
and primarily created prior to 2007, does provide insights into designing a many-
core. More recent architectures have also appeared subsequent to this work begin-
ning which will add further to the discussion but which will be shown to be targeting
different hypotheses.
The remaining chapters of this thesis will therefore argue for the above as follows:
Chapter 2 examines: architecture designs with aspects relevant to a HPC many-
core processor design, future facilitating technologies, concurrent programming mod-
els that offer potential means of programming a many-core architecture.
Chapter 3 gives the historical background to the APPRASE project, and examines
how the APPRASE compiler pipeline maps HPC applications to the fine-grained par-
allelism of Fynbos and is distinct from other autoparallelising software stacks.
Chapter 4 describes the Fynbos architecture, how it implements the goals of the
many-core architectural model, and with what success and failure.
Chapter 5 reports on performance and efficiency metrics achieved by the Fynbos
RTL design on 2 different FPGAs, as well as inferring what such a system might scale
to if implemented as an ASIC, and evaluates the APPRASE-Fynbos system according
to standard metrics and using a case study comparison exercise to a Xeon processor.
Finally Chapter 6 draws together the conclusions of each prior chapter to make
final arguments around the hypothesis ultimately showing, Fynbos to be represen-
tative of a many-core architecture and to be capable of greater efficiency than any
of the other architectures reviewed (if ported to ASIC), and APPRASE to be capable
of the claimed capacities in autoparallelising Fortran and effective at utilising the
Fynbos Hardware. However, it is also found that even this efficiency is short of that
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needed for exascale by an order of magnitude. Further, due to a range of deficiencies
in both hardware and software revealed in testing and beyond this work’s scope, the
joint system fails to come near required application performance. Recommendation





Chapter 1 showed that fundamentally the barrier to further performance is power
consumption, and that in order to use the abundant transistors available more ef-
ficiently, dark and dim silicon need to be exploited to provide performance. Among
the few approaches to this that are being explored is the many-core hypothesis. As
described earlier this aims to trade reduced complexity for significant parallelism op-
erating at a lower clocks speed in a manner that might gain performance and compu-
tational efficiency.
In the HPC industry the need for innovation in parallel computing is now accepted
standard even if many-core is not the approach ultimately adopted. This is visible in
the rapid escalation in use of GPGPU and other innovative parallel architectures, and
the wide range of tools and languages appearing to facilitate parallel programming.
As already shown HPC has always used parallel computing and interestingly appears
to be returning to some of the early techniques used. Broad architecture models the
industry has tested in the past include VLIW and its subsidiary EPIC, EDGE, vector,
DataFlow, Streaming, reconfigurable, and MPPAs.
Within the above list of architectural approaches and the course of computer ar-
chitecture history, there is a huge body of work with some degree of relevance. The
selection of work reviewed here is therefore a selection of those most relevant where
relevance is based on; shared many-core like features, use in HPC, use of software to
gain compute efficiency and use of alternative hardware techniques to gain compute
efficiency. As a result a significant number of the works reviewed are older but include
one or more of the above factors. Obviously beyond these are the works created more
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recently which have developed within the same industrial context as this work. These
again were narrowed to a manageable number based on similarity in architectural
features or design goals and approach. Despite these restrictions the field remained
large and the following is therefore an extensive subset.
The majority of the following therefore at least partially embrace the notion of re-
placing complex dynamic hardware for compiler complexity, gaining chip real estate
and TDP proportion for computation. These therefore also share in the costs and
gains of replacing dynamic hardware with an alternative means of control, providing
insights into the relative costs of the different means of making this trade-off.
This leads to the equal challenge of programmability. Most recently industry has
sought ways of explicitly exposing the inherent parallelism available in hardware and
algorithms to the programmer. Extensions for existing sequential languages, new par-
allel languages, and new analysis tools have done this thereby enabling the perfor-
mance gains of multi-core processors. These approaches are not necessarily appro-
priate to many-cores however. The domain of software architecture is no smaller than
that of hardware and cannot be ignored as the two are intrinsically linked, but it is also
not a primary focus of this work. Therefore given this work’s hypothesis, Section 2.3
firstly examines what an appropriate many-core programming model would ideally
exhibit, before reviewing currently available programming models, and finally briefly
examining available autoparallelising code and the tool chains.
2.2 Many-core-like Architectures
As outlined in Chapter 1, a wide spread definition of many-core has yet to emerge
within the literature. This work uses the term as it is used by S. Borkar[Borkar, 2007]
and others [Catanzaro et al., 2010; Marowka, 2011; Verdoscia and Vaccaro, 2012] in
reference to a hypothetical processor containing hundreds to thousands of simple
PEs. Having defined the term for the purposes of this thesis, the following predomi-
nantly examines architectures containing drastically simplified cores which are closer
to sophisticated ALUs than traditional cores, or which display some of the envisaged
characteristics of a many-core processor.
In a search for many-core amenable design tactics, and to ensure novelty, the
range of architectures that could be reviewed is large but is narrowed with the follow-
ing reasoning. Prior to Borkar’s proposal designers were already running into cross-
chip delay problems and as always looking into new avenues for greater performance.
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As a result some of the following were developed prior to industry collectively turn-
ing to greater parallelism for performance gains but are relevant for their otherwise
motivated approach to scalability. Similarly, some architectures while designed for a
specific application domain, are included for their approach to another relevant char-
acteristic. Finally, still further architectures are included that contain more sophisti-
cated PEs than sought after but which are included because they give greater context
to the current search for greater performance and illuminate the trade-offs involved
in taking the particular many-core avenue this work has selected. Equally, many oth-
ers are excluded for being too far removed from the goals of this work, and still others
simply for tractability.
Within such a definition and scope therefore the following architectural models
are used as categories for discussion, dataflow, MPPA, streaming, and alternative. To
ensure the review is not unwieldy, each architecture description is limited to a dis-
cussion of, operating model, memory and data movement model, and programming
model, as far as the literature allows. Comparisons are made throughout the descrip-
tions, but drawn together within each category in a comparative sub-subsection anal-
ysis.
It should lastly be noted that given the range of applications these are each tar-
geted at and the time span over which they were developed it is impossible to draw
direct performance comparisons. Therefore instead, where possible a minimal de-
scriptive analysis is alternatively given.
2.2.1 Dataflow ISAs
A dataflow architecture executes statements on the arrival of all required operands.
This automates a significant proportion of control making the expression of a pro-
gram’s DAG in hardware far more direct than is the case in more traditional general
purpose processors. Where multiple PEs are used, dataflow, spacial, and temporal
locality, are each inherently exploited using compile-time control saving on memory
access delays. For amenable applications the model lends itself to a wide execution
path of multiple parallel units in a manner that uses less chip-wide control logic than
would otherwise be required, easily exploiting fine-grained instruction and data par-
allelism. While operand arrival is responsible for statement firing, the compiler stack
is therefore responsible for the correct arrangement of data and statements. Schedul-
ing is consequently static, which baring any mitigating factors is a major disadvantage
but is in-line with the proposed ideal of passing more control to the compiler.
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Due to their asynchronous nature, from the very first dataflow processors devel-
oped in the mid 70’s all have needed to handle memory access ordering. These ini-
tial processors relied predominately on custom languages with built-in constructs to
enforce correct order. The approach minimised the memory control logic needed,
but contributed to limiting their use to a few application domains. More recently the
model has been re-explored in the form of a number of hybrid processors. These later
versions have instead adopted predominantly hardware solutions to the memory ac-
cess ordering problem and have sought to execute imperative languages (C particu-
larly) efficiently. This has opened the door wider to more application domains.
TRIPS[Gebhart et al., 2009; Sankaralingam et al., 2006; Smith et al., 2006], Wave-
Cache[Swanson et al., 2003, 2007], and ASH[Budiu et al., 2004] or its sequel Tartan[Mishra
et al., 2006], were developed in the mid 2000’s and are therefore not products of a
many-core hypothesis. Rather they were created specifically in the face of length-
ening wire delays, which an array like structure and distributed control was able to
address. All four utilise some form of direct producer to consumer communication
model, conserving control and data path bandwidth, and reducing the required reg-
ister renaming logic and files.
2.2.1.1 TRIPS
TRIPS [Gebhart et al., 2009; Sankaralingam et al., 2006; Smith et al., 2006] is an im-
plementation of the Explicit Data Graph Execution (EDGE) ISA, defined primarily by
the joining of a block atomic execution model with a dataflow producer-consumer
communication model. Of the dataflow architectures reviewed here TRIPS is the only
design to have been taken all the way to silicon on a motherboard, and therefore to
have fully investigated practical scalability factors.
In overview, a TRIPS system is defined to minimally consists of, four TRIPS chips
each containing 2GB of shared L2 cache and two processors. By design, up to eight
such minimal subsystems may be combined for 256 PEs in 16 processors. Each chip
contains a square array of 16 PEs. Within an array, five instruction and four data
caches are shared by four rows, and a minimal register file is associated with each
column.
Within an atomic block, LOAD and STORE operations are annotated with an ID,
to ensure correct memory access ordering within that block. The register files serve
as a means of data transfer between atomic blocks, and are only written to on the
completion of an entire block ensuring the easy roll back of miss-speculated blocks.
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Predicting the direction of program flow, a global control tile issues up to eight
such instruction blocks at a time; one non-speculative and seven speculatively. This
effects a form of dynamic instruction issue and sees 1024 simultaneous in-flight in-
structions (128 per block). Further, the issue of blocks amortises the per-instruction
costs of instruction issue and adds memory latency tolerance. While each block is a
modified form of hyperblock,1 and is limited to one exiting branch, multiple predi-
cated branches are possible within a block, further mitigating the limits of static in-
struction scheduling. While block issue is controlled by a global PC, within a block
dataflow controls execution.
Examining the PEs each contains, instruction and operand buffers for up to 64
instructions, a standard single issue pipeline, integer unit, and FP unit. All operations
may be predicated and, apart from divide, are pipelined.
In line with the goal of scalability four separate point-to-point interconnects pro-
vide, instruction dispatch, control, status, and operand paths. Using these compile-
time static instruction placement optimises for shortest data path distances between
PEs within a block.
The TRIPS compiler supports both C and Fortran and carries out a range of stan-
dards optimisations such as loop unrolling, and function in-lining. When scheduling
it also makes use of optimisations such as, loop optimisation, or tail duplication. Fi-
nally the creation of hyperblocks is carried out iteratively, only after which register
allocation is done.
2.2.1.2 WaveCache
WaveCache [Swanson et al., 2003, 2007] is a simulated implementation of the pro-
posed WaveScalar ISA. Similar to TRIPS, WaveCache uses a modified version of hyper-
blocks, waves, to group code segments. Waves allow for more than one entry point,
are larger, and may contain multiple control joins excepting the branch stage of loops
(a side effect of WaveCache’s memory ordering methods). The principle of distribut-
ing memory amongst ALU units is also shared, however, there is a 1:1 ratio of instruc-
tions to functional units. That is the PEs in WaveCache create a sea of instruction
registers each with a dedicated functional unit. A working subset of instructions is
held within this “cache”. This leads to a more fundamental difference between the
two in their execution and ordering control models. Where TRIPS uses a global PC to
1A sequence of predicated program segments with a single control entry point and potentially mul-
tiple exit points. [Mahlke et al., 1992]
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move between blocks, program execution in WaveCache is entirely data-driven, new
instructions are fetched on the arrival of data causing an instruction cache miss.
Such an execution model is appropriate for a system optimised for applications
with high instruction re-use. The expectation is for an instruction to remain in the
“cache” for many cycles executing repeatedly on different data points. To enable the
execution of multiple waves of the same instructions simultaneously, a tag is added
to data points, whenever all operands of matching tags have arrived that instance of
the instruction will execute.
These tags are also used in the approach to correct memory access order, which
is similar to that used by TRIPS. In the case of TRIPS, the ID tag is to distinguish be-
tween atomic blocks, while WaveCache’s more complex tag enables correct ordering
without waiting for wave completion. The tags used are in fact wave numbers which
can be incremented using a WAVE_ADVANCE instruction. The compiler therefore in-
serts such instructions at the end of each wave distributing the task of data tagging
instead of centralising it at the memory. Using the tag, the data memory is able to
determine the correct access ordering.
In terms of dynamic control, while TRIPS makes use of aggressive speculation,
WaveCache maps all control paths leaving a mix of predication and steering instruc-
tions to ensure correct execution order. Mapping all control paths and using the tag
matching to effect a form of simultaneous instruction issue comes at a logic cost. The
matching tables in each PE represents around 60% of its total logic.
To ensure scalability, PEs are arranged hierarchically beginning with two PEs mak-
ing a pod. Within a pod two 5 stage pipelines are able to snoop each others’ ALU
bypass networks and instruction schedules for back-to-back execution purposes. Up
to eight instructions can be queued in a PE at a time. Further up four pods make
a domain (8PEs) which shares one FPU, and four domains make a cluster (32PEs)
which shares a coherent L1 data cache. Each hierarchical level has corresponding in-
ternal and external interconnects with associated increasing latencies. Scaling from
the snooping network, point-to-point lines connect pods in a domain, a bus connects
domains in a cluster, and a NOC connects the clusters.
With wave-ordered memory, the WaveCache may be programmed in C. The code
dataflow graph is first decomposed into waves, after which control instructions such
as the WAVE_ADVANCE are inserted, and finally the predication and steering opera-
tions are added to direct data dynamically. On initialisation, every operation invokes




Tartan [Mishra et al., 2006] and its predecessor ASH [Budiu et al., 2004], were envi-
sioned to be on-chip integrations of, asynchronous reconfigurable fabric (RF), an ap-
propriate conventional RISC processor, and mutually shared L2 and data L1 caches.
The envisioned RF is closer to application specific hardware than a general purpose
processor. Where ASH connected application specific PEs constructed from LUTs.
Tartan instead used the more coarse grained building block of 8 bit wide ALUs in a
move towards better performance and more practical synthesis times. These ALUs
are arranged according to the application, but in a regular structured array that ex-
ecutes as an asynchronous dataflow architecture. Up to 16 ALUs make up a config-
urable 128b wide functional unit, a stripe. Stacked vertically, 16 stripes create a page,
and 16 pages arranged in a 4x4 array, a cluster.
The page grouping is designed to be the processing element of a hyperblock with
its single entry point. Data therefore enters at the top of a page and moves down
through the computation according to dataflow control. Communication within the
page is via a partial crossbar, with no means of data feedback. This flow naturally fa-
cilitates pipelined operations where multiple stripes are needed, such as multiplica-
tion. Within a cluster, between pages the compiler statically arranges communication
channels and switch boxes according to the application’s DAG. Finally between clus-
ters, communication is via a dynamically routed NOC capable of handling the less
predictable nature of procedure calls and memory accesses.
As with the others, within the RF extensive predication is enabled by a number
of single bit ALU elements. Like WaveCache all control paths are executed with cus-
tomised MUXs (like WaveCache’s steering instructions) using the predicates to deter-
mine which results are passed on where. Instead of block atomic execution, or tokens,
however, Tartan uses predication on loads and stores to prevent or allow their execu-
tion. Where the compiler cannot determine dependence order, additional edges are
added to the DAG creating dependence.
It has not been mentioned but TRIPS and WaveCache are designed to operate in
conjunction with a traditional hosting CPU. Tartan stands out from the other two in
that the RF is significantly more integrated with the CPU than in the case of TRIPS
or WaveCache. This integration goes so far as to include enabling dynamic procedure
calls between both the CPU and RF via a bus and FIFO interface. Historically dataflow
architectures, with no registers to save values in, do not support function calls but
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rather in-line code. WaveCache manages a limited manner of such via compile time
inserted functions that return destination addresses rather than passing values. In
the case of Tartan, however, due to shared L1 and L2 caches, the system is able to dy-
namically choose the best platform, CPU or RF, and invoke it on one or the other. The
compiler also has more freedom in placing operations on the most appropriate archi-
tecture as data sharing is inherent. This comes with various costs, however, not least
of which is the limit on scalability. The previous architectures achieved scalability by
distributing the L1 caches. Tartan, however, is constricted and suffers performance
loss due to long memory access times as functional units are placed further away from
the L1 caches and from each other (40-80% of RF computation time is communica-
tion).
Regarding software, Tartan also executes C using two separate tool flows after the
compiler has determined what is to be compiled for the RF and CPU (a division made
along procedure boundaries). Compilation for the CPU is standard but the RF in-
volves first the transformation of C into a predicated SSA form that uses dataflow as its
control mechanism. DAG analysis and the insertion of additional dependence edges
then allow the application to be divided into hyperblocks. Using the hyperblocks as
functional units, each is finally synthesised into the data-triggered clock-less pages of
above.
As is to be expected Tartan achieves significantly higher energy efficiencies, where
the model suits an application, but generally under-performs relative to a superscalar
CPU. The lack of performance is primarily due to the above communication over-
heads, but the authors also note their compiler could exploit further optimisations.
For the most part the optimisation they do make, such as the use of speculation and
predication, can also be exploited by a super scaler CPU, leaving Tartan only with the
issue width advantage.
2.2.1.4 D3AS
Currently only published as a high level concept with a simple prototype implemen-
tation, the Demand Data Driven Architecture System (D3AS) [Verdoscia and Vaccaro,
2012], is a far more recent dataflow architecture directly inspired by the many-core
hypothesis. Having concluded that many-core processors are the most efficient ap-
proach, this work examines the problem of many-core programmability and develops
the architecture from there. Interestingly their conclusion is to revert to the 70’s ap-
proach and adopt a custom functional language, CHIARA [Verdoscia et al., 2004].
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As with the others D3AS also has an asynchronous hierarchical arrangement of
PEs includes groups of multiple simple cores with different groups taking on different
subsections of a program flow graph. Direct connections link PEs within groups and
a message passing NOC connects groups. Details on the actual contents of the sim-
ple cores, (beyond that each is identical) or the memory hierarchy used, are not pre-
sented. The distinction in hardware therefore, is the use of a demand driven model on
top of the data driven dataflow model. Along with any data value, a valid bit is trans-
mitted and firing will only occur when two valid operands are registered, removing
any need for data acknowledgement communication.
The CHIARA language defines a functionally complete set of basic operations that
include data routing. These are directly supported in hardware. While higher-level
functions may be created, they will be compiled down to this basic set making the
language both the high-level and assembly level language of the processor. The goal
of this is to make for an easy mapping of code to dataflow graph to hardware.
To demonstrate viability, a FPGA demonstrator is used to solve a simple linear ma-
trix equation iteratively using two methods. The results show communication domi-
nating execution time but up to a 11x speedup due to the parallelisation on a 1024 PE
system.
2.2.1.5 Comparisons
To conclude, it is worth considering how the above might perform in an HPC en-
vironment. Excluding D3AS, all of the above performed extensive evaluations us-
ing standard benchmarks including SPEC2000. WaveCache also used Splash2 for its
multi-threading performance and, along with Tartan, Mediabench [Lee et al., 1997].
However, despite this commonality and appropriate benchmark, each uses a different
metric making comparisons difficult.
With hand optimisation, TRIPS showed an average 3x cycle count speedup over a
Core 2 processor. However, using compiled only codes, it achieved only 60% of the
Core 2 performance. While 1024 in flight instructions are possible, the compiler is
not able to always fill all blocks, and pipelines stall due to instruction cache misses,
branch mispredictions, and load dependence mispredictions. The authors concluded
that the TRIPS implementation of EDGE was simply too poor a match for certain pro-




Over a range of applications, for single threaded codes, WaveCache appears to av-
erage out as equivalent to an out-of-order Alpha EV7 in IPC. On multi-threaded codes
from SPLASH2, however, performance ranges from 0.4 IPC to 168 IPC, depending on
thread numbers and application, with a similar range (<1x to 85x) in speedup relative
to a dual-core version of the Alpha.
Finally Tartan, with its reconfigurable application specific hardware, focuses more
on energy saving than performance in its evaluations, achieving up to a 3x improve-
ment in efficiency over an out-of-order core. Tartan achieved speedups of up to 4x
on media applications, but on more general applications saw significant slowdowns.
The authors accredited this primarily to a lack of compiler speculating ability.
Based on this and their support of C, these dataflow architectures offer a more vi-
able option than their 70’s predecessors but have adopted complex hardware to han-
dle levels of control beyond the dataflow execution model. In terms of gleaning from
their (authors) experiences, the following points can be drawn out:
On operating model, while broadly grouped under the use of dataflow control, TRIPS
retains the von Neuman PC. WaveCache and Tartan implement more decentralised
control. The former gains easier ordering at the cost of scalability, while the later
gains scalability at the cost of hardware complexity. All have made use of the dataflow
model so as to exploit less restrictive asynchronous timing.
On memory and data movement, Tartan and D3AS both list communication costs
as significant factors in resulting execution times. Distributed memories are shown
to facilitate scalability but require a control ordering mechanism in the asynchronous
environment. Where Tartan’s reconfigurable one-use hardware allowed more sim-
ple static interconnects, TRIPS and WaveCache required more complex dynamically
configurable interconnects at the lowest level. All three relied on a dynamically con-
figurable high level chip-wide interconnect.
On programmability, supporting C or Fortran obviously goes a long way towards
programmability. Excluding D3AS, in order to extract efficient operation by minimis-
ing data movement the remaining three architectures use their own forms of hyper-
blocks, traditional compiler codes optimisations, and various degrees of static schedul-
ing. Each achieves a level of energy efficiency greater than the benchmarked sequen-
tial CPUs but for the most part at the cost of performance. The degree of integration
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with a host processor is a further important factor here, often appearing to degrade
performance, but is not one which is not examined closely in these papers beyond
noting its advantages and costs.
2.2.2 MPPAs
Massively Parallel Processor Arrays (MPPAs) form another more generic category of
many-core like architectures. Most commonly applied to architectures directed at
data-level parallel applications, particularly multimedia. They fill some gaps in the
embedded market between, embedded microprocessors, DSPs, and reconfigurable
architectures. While generally constructed of PEs containing more sophisticated mi-
croprocessors than a simple ALU, some articles have even included GPGPUs under
the term.
The higher degree of sophistication in PE cores facilitates programmability but
also enables run-time configurability in operation and interconnect. The works re-
viewed here are therefore architectures that have selected to apply the term to them-
selves, and which are considered still worth noting in terms of this work’s definition
of many-core architectures.
2.2.2.1 Proposed event-driven programmable array
[Lee et al., 2012] describes a MPPA, thus far only in conceptual simulation, which
they call “A Programmable Processing Array Architecture Supporting Dynamic Task
Scheduling and Module-Level Pre-fetching”. Similar to the bulk of work so far pre-
sented their system contains an array of identical PEs, a host CPU, and a large system
memory, but offers some different approaches to counter familiar parallel processor
challenges.
Putting the proposal in the domain of MPPAs, each PE contains a small but com-
plete microprocessor. Rather than just an ALU, a small scratchpad memory, and facil-
itating I/O and control logic units. The microprocessor is used exclusively to execute
program segments (modules) allocated to the PE, with all administrative control han-
dled by dedicated functional units.
Acknowledging that a coherent global shared memory is not scalable, yet seek-
ing to avoid the data sharing complexities of distributed memories, an event-driven
asynchronous execution model is adopted. Using a coarser granularity of operation
than the dataflow architectures, program segment modules execute atomically on the
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arrival of predefined inputs. Together, the event driven model and atomic execution
make a globally shared and multi-ported memory possible without requiring a coher-
ence protocol. The approach also simplifies the programming task by removing the
need for synchronisation measures such as locks or barriers, and eases debugging as
problems are isolated to a module and its inputs.
While a global memory with correct access ordering makes data sharing easy, ac-
cess latencies are a motivation for the use of prefetching. As module execution is
triggered by input arrival, and a module’s inputs are predefined, prefetching of data
and instructions can be done accurately. Practically, each PE’s scratchpad memory
is divided in two, with one half servicing the current module and the other storing
prefetched data and instructions for the next module to follow.
Prefetching also serves to hide the overhead incurred by dynamic scheduling. A
further variant on the traditional dataflow architecture, dynamic scheduling is pro-
posed as it offers better parallel resource utilisation.
To minimise communication latencies the task of dynamic module issue is admin-
istrated by a designated PE. This PE runs the execution engine; a software scheduling
algorithm that tracks the generation of results relative to modules input sensitivity
lists. Produced at compile time, modules move between three queues, waiting (for
inputs), ready (inputs have all arrived), or run. The execution engine moves modules
accordingly between the queues, and on request for more work by a PE, issues the
next modules from the FIFO to it. Multiple execution engines might be implemented
to prevent congestion from too many PEs requesting input.
Requests for new modules, output data value statuses, and requests for system
memory accesses, are all delivered to the execution engine via a point-to-point NOC
using message queue FIFOs in each PE. The requests for system memory access are
made via requests to the execution engine which then accesses system memory with
the help of the host CPU.
As the system is only a simulated proposal no programming tool chain is dis-
cussed. Using task-level parallel benchmarks with a high rate of short tasks and heavy
dependencies between tasks, i.e tasks that would perform very poorly on a GPGPU,
they find the system to be efficient scaling up to 56 PEs. The authors conclude that
with a more sophisticated scheduling scheme (currently first come first serve) and the




A recent commercial endeavour to use the MPPA term, the Kalray processor [Kalray,
2013] is very different to the above and is aimed primarily at embedded systems but
the company also advertised its suitability for use in, signal processing, cryptography
and networking, control, multimedia and HPC. The use of GCC and C/C++, hardware
support for full IEEE 754 FP arithmetic (through precision configurable ALUs), and
support for OpenMP and POSIX parallel libraries, make its use in HPC look plausible.
As a commercial endeavour the published details are minimal, however two par-
ticular novelties in the hardware include, the use of a 5-wide issue capable VLIW ar-
chitecture as the processor in the PEs, and the use of a partitioned global address
space (PGAS). The array described consists of 16 clusters of, 16 VLIW PEs, sharing a
memory unit, and an additional dedicated I/O core. The dedicated I/O core runs a
custom OS handling PCIe, ethernet, GPIO, and DDR interfaces. The use of a full core
in support of simpler cores in clusters is not novel. But as the first instance of such in
this review it is worth noting as another way of approaching many-core architectures
in a manner divergent to this works. Details on the interconnect between cores are
not given other than that there is a propriety NOC.
Two programming interfaces are offered, each with their own tool chain. In the
first a program is modelled as a dataflow graph consisting of agents passing data
through channels. Once programmed so as to represent a dataflow graph with con-
current portions, the dataflow compiler is able to map these agents to clusters, assign
memory resources, and arrange the I/O. A dataflow simulator, profiler and Trace and
Debug platform facilitate the programmer in extracting performance. In the second,
POSIX or OpenMP threads are mapped to cluster cores under the management of the
I/O core OS.
2.2.2.3 AMBRIC
An earlier commercial endeavour, AMBRIC[Halfhill, 2006], ultimately failed and is
unsuitable for HPC but has been used often in the literature as a comparison archi-
tecture. It sits as one of a plethora of MPPAs to emerge in the mid 2000’s, designed
primarily for image processing (integer only arithmetic). Compared to its competi-
tors which used HDL (MathStar1), custom languages (SeaForth[Seaforth, 2013]), ex-




tensions to C (SiliconHive1), or a combination of such (D-Fabrix[Halfhill, 2005], Pic-
oChip2), AMBRIC developers used a subset of Java to make for easy programming.
Sequential Java routines were parallelised using a graphical scripting language, ex-
ploiting predominantly only data-level parallelism.
The PEs themselves consisted of two types of custom RISC processors. Depend-
ing on selected word size both could offer multiple instruction issue providing a lim-
ited form of ILP exploitation. Of significance, the hierarchy of PEs adopted a globally
asynchronous locally synchronous approach. Based on programmer selection vary-
ing sizes of clusters of heterogeneous PEs operated synchronously within themselves,
but at a clock speed that depended on load and not necessarily in synchronisation
with other clusters.
To provide synchronisation the simple channel interconnect offers and receives
data from and into designated registers accessible to the internal ALUs when desired.
Either end can inhibit an offered transfer.
In various applications (image processing and others) AMBRIC achieves more than
real-time performance but is not insignificantly beaten by custom FPGA implemen-
tations [Hutchings et al., 2009; Top and Gokhale, 2009]. The obvious trade-off being
ease of programming.
While clearly not suited for HPC AMBRIC’s most notable characteristics lie in the
chosen means of synchronisation. Globally asynchronous while local synchronous
operation advantageously enables fine-grained power and performance controls. Within
such an environment, the interconnect used, as in the case of the above proposed
event-driven array, contributes the imposed synchronisation and correct ordering
advantage of dataflow architectures. By giving control to both ends of a channel an
operation will not occur before the correct data has arrived and nor will the data be
overwritten until used. Using point to point channels of interconnect guarantees scal-
ability but suffers from high overheads when broadcasting data.
2.2.2.4 Comparisons
To conclude, while MPPAs do not generally fit within this works definition of many-
core processor as the PEs are too complex, and neither are they conventionally used
in HPC or benchmarked in a comparable manner, of the plethora in existence, the
above in particular make contributions to the discussion worth noting.
1The website is no longer available but [Blake et al., 2009] references it.
2Was aquired by www.mindspeed.com in 2012 but was also referenced most recently by [Choi, 2011]
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The previously reviewed Dataflow architectures with their use of static compila-
tion achieved, simple control, asynchronous and therefore scaling operation, avoided
expensive coherence protocols, and cumulatively achieve very fine-grained parallelism
in line with the goals of the hypothetical many-core. The event-driven model and
globally synchronous locally asynchronous natures of the first MPPA proposed event-
driven array and AMBRIC, together with the prefetching of the former, demonstrate
alternative means of achieving similar gains. But this is at the costs of a coarser granu-
larity of parallelism and possibly poor performance on applications only demonstrat-
ing radical parallelism on small units of work. The coarser granularity also improves
programmability, but this is necessary as where the dataflow architectures relied more
on their compilers and static scheduling these architectures rely more heavily on the
programmer for parallelism and control.
Kalray further suggests a method of integrating OpenMP and POSIX support to a
many-core environment through the grouping of full Linux cores with clusters of PEs.
While not described in detail Kalray also demonstrates the use of a PGAS memory
model in this environment.
In terms of gleaning from their experiences, the following points can be drawn out:
On operating model, the proposal’s joint use of event-driven and atomic execution,
and AMBRICs channel and FIFO interconnect, both achieve the same gain as the
dataflow architectures; asynchronous operation. As their primary finding, the pro-
posal suggests that rather than static scheduling the overheads of dynamic runtime
scheduling, in addition to memory access latencies, can be hidden by prefetching.
This is while still improving programmability and resource utilization.
On memory and data movement, the proposals of matching the asynchronous con-
trol system that already guarantees correct order, with a multi-bank multi-ported shared
memory rather than a coherence protocol is appealing. However, the cost is a more
sophisticated core in each PE capable of running larger tasks/operations to mitigate
the access latencies incurred, and more control logic in each core. From the limited
results it is difficult to separate the memory access and dynamic scheduling latencies
in order to determine a minimal operation size. More testing on the memory model
is needed. Kalray proposes, along with others in this review such as Rigel, the use of
PGAS which theoretically results in less memory traffic, this will be discussed in more
detail in a later section.
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On programmability, in the case of the proposed event driven programmable ar-
ray their approach further gains a simplification in expressing parallel operation as
no manual barriers or locks are required. AMBRIC’s use of Java and their debugging
environment appears promising for multimedia type applications but would not be
suitable for the size of HPC applications. Kalray’s support for C/C++ and parallelising
pragmas offers promise but as of yet no results for comparison.
2.2.3 Vector, VLIW, and Streaming Processors
Historically the term streaming processors has primarily referred to the embedded
realm of accelerators for multimedia applications. But it has also been applied to a
range of other architectures which, in addition to DSP chips also includes GPUs and
IBM’s cell broadband engine [IBM, 2012] (both used for gaming and HPC), and clus-
ters arranged as streaming systems designed for HPC [Dally et al., 2003]. The current
prominence of GPGPUs in HPC has already been noted, but various other studies
have looked further into the potential for alternative streaming type architecture in
HPC [Ahn et al., 2004; Yang et al., 2007; Zhang et al., 2008].
The domain is relevant to this work partly because it contains GPGPUs (the clos-
est architecture to the hypothesised many-cores in main stream HPC use), but also
because these architectures exploit a level and granularity of parallelism lower than
multi-cores. Common to the various implementations of the model are two unify-
ing characteristics, the use of high bandwidth memory hierarchies, and wide parallel
processing structures, traditionally vector processing units (VPUs), VLIWs and more
recently GPUs. The first exploits data locality with LOAD and STORE operations that
occur in vectors or streams worth of data. The second aims to exploit data parallelism
through simultaneous processing of multiple operands. Both factors are indicative of
the type of application most suited to these designs, but a many-core architecture is
also going to need to negotiate supplying high data rates to each PE and clearly is also
a parallel processing structure albeit on a much larger scale. How these two character-
istics are practically implemented (deep pipelines, multiple processing channels, or
both in various forms) varies, as does the programming abstraction used. The range
of intrinsics supported in each also varies significantly.
Vector processors While the term “streaming processor” has only recently been ap-
plied to HPC systems, vector processing units at least have long been used since the
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early supercomputers. First in 1976 with the Cray-1[Russell, 1978] and its later ver-
sions, the NEC SX[Watanabe, 1987], or later still the VPP500[Utsumi et al., 1994] to
name just three examples. Subsequently, as transistor counts have increased, com-
modity CPUs have also added support for vector instructions. Intel for instance first
introduced MMX instructions capable of concurrently processing 64-bits either as a
single integer or as two 32-bit integers, four 16-bit integers, or eight 8-bit integers. Its
successor, AVX, expanded to offer 256 bits, and as will be discussed later the Phi adds
further extensions to reach 512-bits. AMD and others have implemented their own
similar equivalents.
A vector register file and data path feed a vectors worth of deeply pipelined func-
tional units, collectively a vector processing unit (VPU). To ensure performance on
real world codes, generally additional scalar pipelines and scalar register files for scalar
code sections accompany the vector functional units. Conforming to the streaming
model, SIMD operation and a high bandwidth memory hierarchy reduce the latency
cost of LOADs and STOREs, and the required fetch-decode bandwidth. Vector chain-
ing offers a means of operating on intermediate results directly without returning
them to memory first. Software strip mining ensures as optimal as possible use of the
VPU width when mapping loops to the hardware width. Independence between op-
erations within a vector is guaranteed by the programming model. Collectively these
features allow for deep pipelining and efficient functioning.
While such a vector pipeline does make use of a complex logic consuming data
and control path, control is all on a vector rather than element basis resulting in
power efficiency gains. The SIMD nature also means reduced program sizes. Due to
the streaming form of operation on bulk data, when advantageous the fetch-decode
hardware can be powered down while a vector is processed. Parallelising loops re-
duces the number of branches to be taken. And finally vector memory access is more
efficient than scalar. Most commonly, however, the programmer is responsible for
finding the parallelism in an application for execution on these architectures.
Very Long Instruction Word Processors Alternatively, VLIW (already mentioned in
reference to Kalray’s smaller units above) is most particularly relevant to the many-
core discussion as while still exploiting ILP, the onus is placed on a sophisticated com-
piler for finding it, in line with the argument for less complex hardware. By grouping
multiple different functional units (FUs) together into a single processor for simul-
taneous use, a single instruction word (bundle) containing operating directions for
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each FU is used to issue all instructions in one fetch-decode cycle, achieving a similar
saving as a VPU but without the limits of true SIMD operation. While multiple FUs re-
main (as in superscalar), and instructions may be executed out-of-order, and each FU
makes use of a deep pipeline, as far as possible the complex infrastructure involved in
determining and correctly circumventing or adhering to dependencies is passed on
to the compiler.
While not strictly a streaming architecture and designed for general purpose use,
Intel’s explicitly-parallel instruction-set computing (EPIC) based Itanium architec-
ture, is the only VLIW based architecture to find significant use in HPC and therefore
used illustratively here. The latest Itanium revision, Poulson [Intel, 2012b], was re-
leased in 2012 supporting 8 cores of 12-wide issue VLIW operation, multi-threading,
and 54MB on die cache.
Many concepts of superscalar architectures are incorporated into Itanium, branch
prediction, dynamically scheduled pipelines, register renaming, and scoreboarding.
The complexities are, however, not equal to say on a Xeon due to the compiler capac-
ity. For instance to improve performance by filling empty spots software speculation
schedules safety net check instructions where independence is unconfirmed. Simi-
larly in implementing branch prediction, trace scheduling is used to schedule a whole
program trace based on a predicted outcome. Rather than implementing complex
recovery hardware the alternative trace and a set of roll back clean up instructions is
instead also simply provided for when the prediction was incorrect. For branches that
are difficult to predict or short, predication can be more beneficial. Both branches are
scheduled to execute but the incorrect one is disabled on condition evaluation.
Despite VLIWs potential advantages a number of significant limitations in the
classic model have precluded VLIW from becoming dominant in main stream do-
mains, although adaptations have found niches. Firstly, depending on the applica-
tion, compilers have struggled to find sufficient operations to keep the full width of
FUs sustainably occupied. Secondly, as alluded to and as with all statically scheduled
systems, dynamic interruptions such as interrupts, cache misses and unpredictable
latencies, or branches hurt performance. While cache misses can be predicted with
a high probability, recovery from a miss must still be handled which can be expen-
sive in register storage across a multiple pipelined functional units. Thirdly, a com-
piler is tied to a specific revision of implementation of an architecture as it requires
foreknowledge of the latencies of all operations, and the number and range of FUs
available. To handle the latter, Itanium was designed to process groups of very long
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instructions. All instructions within a group are guaranteed to be independent mak-
ing the width of the processor in use irrelevant provided it does not exceed the group
width. Fourthly and contradictorily to the notion of reducing required silicon, the ar-
chitecture is wasteful in terms of instruction memory, potentially storing many NOPS,
and repeated operations where loops have been unrolled, ultimately being generally
predisposed to significant instruction bloat. To address such, later designs formed
variable length instructions so as to have a shorter instruction when only executing
a few instructions, others made use of compressed formats although such requires
decompression hardware, and others such as Tilera [Tilera, 2013] created special case
instructions for instances such as when only one operation was to be called. Fifthly
and finally, due to the centralised fetch-decode module and register file, scalability is
limited. A body of work exists addressing the scalability problems of the centralised
instruction decode and fetch modules and register files. [Zhong et al., 2005] presents
work on decentralising the control path for VLIW processors and summarises others
work on distributing the register file and FUs into clusters. Clustered VLIWs (multiple
VLIWs together to make a "wider" VLIW) encounter communication delays between
VLIW processors but have found use in printers predominantly.
VLIW based architectures have failed to find a dominant position in any domain
but have nevertheless been thoroughly investigated and repeatedly created in various
forms. Embedded media applications have at times made use of the concept as more
programmable than a single application ASIC, yet with greater efficiency than a more
general purpose processor (examples include the TI C6x series, Lx/ST200, and Philips
TM1300).
Streaming processors The streaming model structures applications into a series of
sequential compute kernels which operate on streams of data elements by applying
the same instructions on all items. Kernels are isolated in terms of memory access to
only the head of an input stream and tail of the output stream, minimising the mem-
ory accessibility requirements. Software pipelining of these kernels together with spa-
tial and temporal locality within the streams, mean that the data path, from off-chip
memory down to ALU, may be pipelined and bandwidth optimised. Extending vec-
tor processors, the overhead and cost of high bandwidth and memory access laten-
cies are therefore staggered and amortised through a deeper memory hierarchy cus-
tomised for bulk stream transfers. While software pipelining of kernels in this manner
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may be useful to many-cores, the similar limited data accessibility is not sufficient in
a MIMD environment.
In a streaming processor therefore, the same set of instructions, or micro program,
is applied to all the elements within a stream of data. Exploiting this hardware local
stream buffers and direct producer-consumer pathways save on memory bandwidth.
In vector processors a single common instruction is applied to each element within a
vector and chaining provides for a degree of direct producer-consumer data passage.
But the architectures containing VPUs generally also supply a scalar unit and do not
generally support or expect as extensive a degree of streaming.
The argument could be made that GPGPUs are vector processors, in the form of
multi-core versions where each streaming multiprocessor (SM) is a 32-way hyper-
threaded 32-wide vector processor with support for predication. But these also in-
clude extensive support for streaming data as their performance gains rely on simul-
taneously overlaying both operations and memory accesses.
These underlying model properties allow for a number of hardware short cuts and
optimisations. It is implied that the programmer or compiler is responsible for group-
ing and ordering tasks into kernels and assigning the input and output data streams to
these. Consequently minimal global signalling and control logic is needed which fa-
cilitates a scalable design with potential for many PEs. The independence of kernels
means that where additional ILP or DLP is exploited within a kernel, any resulting
communication is local and therefore main memory does not need to be accessible
to the PEs. Further with the producer-consumer pipeline of kernels, using an output
stream as the next input stream, intermediate results need not be written back to off-
chip memory providing efficient local-only data transfers. Finally, SIMD execution,
whether fine or coarse grained, reduces the memory, fetch, issue and decode logic
required for instructions, and the data path control logic.
Considering the wide array of domains streaming, VLIW, and vector processors
that are used, the following section examines only a limited selection of those that
have been used in HPC. A further subset of streaming processors includes systolic
arrays which also make use of the characteristic many small PEs, point-to-point com-
munication systems, and static scheduling. Generally operating in lockstep each PE
performs either a compute or communication service each cycle, ensuring data is
passed from one PE to the next, each performing a specific step. The linear intercon-





The Imagine processor [Kapasi et al., 2002, 2003] is widely cited as a comparator in the
literature on many-cores, as a streaming based exploration of the model. Although
designed specifically for multimedia processing following its release two studies ad-
ditionally examined its potential for scientific computing [Che et al., 2008; Du et al.,
2006; Zhang et al., 2008].
Imagine is operated as a co-processor, where one host is able to co-ordinate a
number of Imagine chips. Each Imagine processor chip contains 48 compute units
(in the form of 8 clusters, each containing effectively a 6-way VLIW PE), one shared
SRF, a scalar microprocessor core, stream controller and interface logic. All 8 clusters
receive their instructions collectively in a SIMD manner, and operate in lockstep. A
SDRAM is assigned per processor chip, these are not shared coherently with the host
or other processors.
The six pipelines of each VLIW are: three ALUs, two multipliers, and notably a divi-
sion and square root unit. Going beyond many other media processors, all arithmetic
units support both integer and floating point operations. Supporting these within
each cluster are, a communication unit, local scratch pad memory (1KB), and local
register file (LRF). To facilitate scalability, the LRF is partitioned to give each func-
tional unit its own dual ported register file.
Program flow is carried out according to a schedule jointly coordinated by the host
processor, the stream controllers, and the micro-controller. The stream controller
serves to direct instructions from the host to the correct module, these include com-
mands to transfer data and programs between the different units, synchronise the
clusters, and initiate kernel execution on the micro-controller. The stream controller
uses a scoreboard to determine what hardware resources are available dynamically.
Differing from some of the direct data path links discussed elsewhere, intra-cluster
communication takes place via a switch, coordinating movement between the ALU
outputs, SRF outputs and LRF inputs. Inter-cluster communication is also possible
via the network interface which includes off-chip communication.
One particular hurdle to using Imagine is that it is programmed in two custom
streaming languages, KernelC and StreamC, in addition to allowing a programmer to
embed arbitrary C/C++ in the StreamC codes. StreamC provides a means of order-
ing kernels and organising data into streams. Its compiler checks for dependencies
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between kernels and stream load/stores, looks for opportunities for strip mining and
determines the optimal allocation and scheduling of the SRF.
At a lower level, KernelC is used to enforce the rules of streaming memory access
and is the context in which applications are fitted to stream data access and cyclic
execution mode. Kernel instructions are VLIW instructions issued to the clusters in a
SIMD manner, each cluster accesses the same LRF location but in its dedicated LRF.
These instructions operate with all latencies known making it possible to statically
issue a complete instruction schedule. Data dependencies are identified at compile
time, as in other architectures reviewed, removing the need for register renaming, de-
pendence checking, or any dynamic instruction issue hardware. The KernelC com-
piler applies high level optimisations including loop unrolling, and software pipelin-
ing, and performs a data dependency analysis. Included in the kernel instructions,
are specification for data movement between ALUs and LRFs.
Three mitigating approaches are used in addressing the performance costs of static
scheduling. In the first a select operation makes it possible to predicate sections of
code. In the second, along with standard loop termination conditions, the end of
an input stream can be considered a termination signal. Finally in the third, condi-
tional streams are supported where in effect items may be accessed conditionally on
a per PE basis. Classically a SIMD streaming architecture has no control over which
stream data item is retrieved next. Generally the next available value in its LRF is sim-
ply delivered to an ALU. If movement of data between LRFs is required it is done so
at the cost of a memory operation. Equally there is no data dependant control over
how values are placed into an output stream. Conditional streams, however, make it
possible to ignore some elements moving on to the ones following, or alternatively to
select an element from a different LRF. In effect this makes it possible to convert con-
ditional control decisions into conditional data routing decisions resulting in more
efficient use of PEs. For instance where a case statement is highly unbalanced or ele-
ment processing latency is value dependant, elements can be conditionally separated
into shorter single case or common latency streams.
Although programmability was a point of concern, [Ahn et al., 2004] concludes
Imagine is an efficient architecture capable of providing performance in the multi-
media domain. Those examining Imagine for scientific use found that given compute
rather than memory bound applications and provided the problem set fit entirely on-
chip, Imagine significantly outperformed x86 cores in floating point operations per
cycle (but not raw performance as it runs at 400MHz). Unfortunately Imagine also
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performed badly regarding efficiency primarily due to idle ALUs, a result of limited
ILP and load imbalances.
The authors do not identify or speculate on the root cause of these failings. It
is therefore unknown it might be possible to rectify such given a better compiler or
perhaps more FP units as appropriate for the domain.
2.2.3.2 Merrimac
Developed during the same time period as Imagine, Merrimac [Dally et al., 2003] is
an investigation into what a streaming system designed for HPC would consist of.
Preceding the focus on the power wall Merrimac was based on the apparent restric-
tion expensive bandwidth was imposing on cheap arithmetic logic. As such the work
describes a goal of creating a system with a higher ratio of arithmetic logic to band-
width. More recently bandwidth remains expensive and tight power budgets means
that only efficient use of dark silicon is really cheap. However, the many-core hypoth-
esis could be restated as a focus on increasing the ratio of arithmetic logic to all other
power costing infrastructure. The commonality suggesting this work may have rele-
vant comments to contribute.
Taking its queue from traditional supercomputing systems, Merrimac scales up to
a two petaflop system of 32 cabinets. Each cabinet contains 32 boards of 16 nodes
(processor chip and memory). Each processor chip consist of 16 clusters each con-
taining 4 FP MADD functional units and a scalar processor. These boards and proces-
sor chips are the point of interest where the memory hierarchy effects advantages in
bandwidth savings. For each 2GB main memory DRAM an on-chip cache bank inter-
faces with all clusters. Within a cluster a SRF is shared with four LRFs each of which is
allocated to a functional unit.
By moving streams worth of data between main memory and the cache and finally
the SRF, the transfer overhead is reduced, and producer-consumer locality between
kernels is exploited. By applying a kernel to an entire stream, memory operations can
be overlapped with a kernel’s execution. To do so Merrimac uses a similar stream in-
struction set as Imagine, consisting of scalar operations which are executed on a con-
ventional scalar core, stream instructions that trigger kernels to operate on a stream
in the SRF, and the suggested stream memory operations including scatter and gather.
Within the SRF data words are aligned for transfer to the appropriate LRF at min-
imal cost. The LRFs are sufficiently large so as to exploit locality within streams,
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by storing both operands and intermediate results minimising the number of write-
backs and fetches required. Balancing the size of LRFs versus the requirements of
kernels is carried out by the compiler when assembling kernels, if a kernels data re-
quirements are too large there will be excessive data swapping between layers some-
where in the hierarchy. Minimising the cost of these transfers, the LRFs are physically
aligned with ALUs, requiring only short distance on-chip communication rather than
chip wide. A cluster switch does make data sharing possible between LRFs.
Although only simulated, they found that for a given range of scientific applica-
tions the model proved cost effective (128MFLOP/$) and scalable up to a 2 PFLOP
machine.
For a system placing 16 clusters, or 64 ALUs, on a chip, the architecture scales to
1M MADDs for 2PFLOPs. This puts it in the league of the BlueGene architectures dis-
cussed later. Depending on how a PE is classified, the Merrimac chips can claim to
support 64 PEs (4*16MADDs), which fails to reach the many-core vision of hundreds,
but offers a different model of many PEs that demonstrates an approach to the prob-
lems of control, I/O, and memory-hierarchy that enables performance for some HPC
applications. With more current fabrication processes, more nodes may be fitted to
the single chip making the system a scalable many-core supercomputer. Whether the
same and other applications would perform on such, however, is unknown.
2.2.3.3 Rigel
Rigel [Kelm et al., 2009] is another example of many-core integration, which takes a
different point of attack. To minimise scheduling complexity and on-chip communi-
cation load, a single program multiple data (SPMD) programming model is adopted.
This limits the parallelisation scope to task and data parallelism and sets the context
for a low overheard (low latency) interconnect. To further minimise non-compute
hardware complexity, a significant quantity of work is passed on to the program-
mer. Due to its time of design (2007) general purpose use was not a consideration
but rather it was designed specifically to be an accelerator for data and task parallel
applications, almost as a competitor to GPGPUs. A more recent paper [Johnson et al.,
2011], however, has reviewed it in the current context and makes suggestions for how
it might be more general purpose. Given its original target the PEs used are RISC like
dual-issue cores containing an in-order ALU and pipelined single precision FPU.
Rigel attempts to balance performance, programmability, and non-arithmetic hard-
ware consumption, primarily via a unique memory model. A single address space
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supports a measure of coherence in a balance between programmability and hard-
ware costs. To do so the common mechanism of PEs clustered hierarchically is used,
eight PEs share a 64KB cache to form a cluster, 128 clusters form a tile, eight tiles make
up the processor. Alongside the tiles 8MB of on-chip global cache serve as a buffer
and are the primary point of coherence. By using the local cluster caches for data
sharing within a cluster, the need for message passing and the associated latency and
logic overheads are removed. Instead the local cache is implicitly coherent at the cost
of ordering hardware only. These cluster caches observe a lazy write-back protocol,
observing no hardware managed coherence with the global cache except for on evic-
tion. This again limits hardware and network traffic costs. Synchronisation, however,
is therefore primarily the responsibility of the programmer and the compiler.
In line with the execution model adopted the compiler will force a global synchro-
nisation following the execution of a set of parallel tasks. Additionally the programmer
is given the ability to manually force a cluster cache flush. This will synchronise a line
or the whole cache with the global cache, but will still not invalidate any other copies
of data in other cluster caches. For full coherence further broadcast invalidation and
update instructions also exist. Alternatively a programmer is also able to insert syn-
chronisation barriers at points which force global memory coherence at the cost of
global memory access and broadcasts.
Relative to the alternatives, Rigel relies heavily on the programmer to ensure opti-
mal data locality, correct memory ordering, and task parallelisation. In order to facili-
tate such a low-level interface API is provided giving direct access to a range of atomic
operations incorporating direct access of a single PE to the global cache, the creation,
placement, and managements of task queues, the ability to insert synchronisation
barriers, and the already mentioned flush and invalidate instructions. Through this a
programmer is able to exploit fine-grained task parallelism at negligible overhead on
the scale of a 1000 PEs, which requires the low latency global synchronisation means
described above.
Execution occurs according to a single binary but PEs execute threads of inde-
pendent control flows with all synchronisation taking place on barrier insertion, and
atomic operations. Temporal and spacial locality are provided in the hardware as
much as in any standard cache hierarchy, but is obviously influenced by a program-
mer’s co-location of data sharing tasks. Included in the low-level API are also instruc-
tions for explicit prefetching and direct bypassing of local memory.
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In reviewing the architecture in today’s context a number of points stand out. The
cluster shared cache model was considered sufficient for inter-PE communication
due to an assumption that inter-cluster sharing would be uncommon and with most
of such taking place in the form of writing back results to main memory after barriers.
This does not necessarily hold for a more general purpose many-core. Due to the fab-
rication technology at the time Rigel was limited to single precision FP only, looking
at current GPGPUs this is no longer necessarily a reasonable constraint.
Noting a constraint all of these architectures face, the review paper acknowledges
the relative memory bandwidth bottleneck. The authors offer the possibility of using
optical interconnects and 3D die stacking to increase bandwidth without exhausting
the power budget, and notes how this makes data locality all the more important.
Rigel was made as an accelerator the same as GPGPUs. More recent GPGPUs,
while remaining accelerators, do now support a form of virtual memory, and allow
for a form of multiple concurrent kernels. Rigel holds an advantage over GPUs as it is
free of all the graphics specific hardware.
2.2.3.4 RAW
The RAW [Taylor et al., 2002] microprocessor was an architecture designed to be gen-
eral purpose in its use of an array of PEs and a NOC. Older than most reviewed here, it
went on to become the commercialised Tilera [Tilera, 2013] chip set for which under-
standably there is less detailed information available. While lacking classic streaming
characteristics, it is included in this section because it also preforms best when op-
erating on streamed blocks of data. When a set of its PEs are commandeered for a
streaming appropriate application, direct access to off-chip memory makes a stream-
ing operation and sequence of kernels easy to map to the hardware.
RAW’s most distinguishing feature is it’s low latency interconnect. Without a hi-
erarchy the processor consists of a single array of 16 fairly standard MIPS based 8-
stage processors each accompanied by, a FPU, branch prediction unit, and separate
32KB data and instruction caches. These are connected by four (N,S,E,W) full du-
plex channels arranged as point-to-point connections for scalability. Two of these
are programmable and operate according to static network instructions generated at
compile time and stored in a dedicated network instruction cache. The remaining
two provide a more dynamic service to handle interrupts, cache misses, and unpre-
dictable messages. To reduce latency even further, and facilitate ILP specifically, both
networks pick up their data directly from the ALU bypass connections.
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The static network therefore acts as a bridge between PE by-pass networks, effec-
tively providing register type latencies and thereby allowing for superscalar like ILP
exploitation. To minimise the cost of dynamic messages the compiler may make con-
servative predictions of what messages might be sent and statically reserve channels
in the static network for such. Alternatively the compiler will use conservative latency
estimates and statically schedule around such. Finally, both networks are muxed di-
rectly to the chip pins making provision for DMA and direct inter-chip or alternative
peripheral access. This off-chip memory access sits at the top of a memory hierarchy
further consisting of shared L2, L3 and L4 caches and finally distributed L1 caches.
The dynamic network has a longer latency than static because each router needs
to read the packet header. The static network instructions already know all move-
ments that will occur and the router can therefore be pipelined such that data is trans-
ferred immediately (1clock cycle per hop, ~2 if its a corner but the compiler routes to
optimise this). Therefore stream transmission rather than scalar words are more effi-
cient on the dynamic network.
RAW set out to be capable of exploiting all forms of parallelism, TLP, ILP, DLP, and
streams. To do so it aimed to expose all levels of hardware to the compiler for static
scheduling, including PE registers and ALU data paths, while also supporting dynamic
messaging. The C (and originally Fortran) compiler supports multiple processes and
employs a gang scheduling policy for sub-threads in each.
Unlike all of the statically scheduled architectures or the superscalar dynamic de-
pendency checking of traditional CPUs, the RAW compiler makes use of the parallel
PEs and statically assigns the task of dependence checking to specific system nodes.
The compiler does, however, take the step of finding fine-grained ILP and considering
the communication and synchronisation overheads, before assigning tasks to PEs for
static instruction issue.
[Taylor et al., 2004] made an extensive examination of RAW’s performance, exe-
cuting SPECfp, SPECint, a number of dense and sparse matrix scientific applications,
and the STREAM benchmark. Relative to a common processor of the day (a Pentium
III) emulated 16 and 32 PE RAWs achieved speedups on some applications. Where
achieved the performance gains were attributed to the 16 way parallelism, and the
significant bandwidth through the streaming data access direct from the network as
opposed to fetching from caches. Where ILP in an application was limited the authors
proposed a 2-way issue ALU as beneficial, and indicated that further work was needed
on the RAWCC C and Fortran compilers in use.
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Based on the available specification sheets, Tilera’s top end 64b Tilera Tile-Gx8072
processor shows some fundamental adjustments to the original philosophy. The ar-
chitecture has clearly moved to focus more on the embedded networking and mul-
timedia markets with FP support present but more limited. The basic PE has fun-
damentally changed to a 3-way issue VLIW design with support for SIMD instruc-
tions. Each PE can still execute independent processes, or a collection can run SMP
Linux. With fabrication advances the chip runs significantly faster at 1.2GHz (relative
to 425MHz) and supports up to 72 64bit PEs. A patented NOC, termed iMesh, is in use
but not detailed, and they have extended their distributed memory to the patented
“Dynamic distributed cache” with a much deeper fully coherent hierarchy all the way
up to a conglomerate L3, making it distributed but shared. L1 and L2 constitute the
distributed on-chip portions of the hierarchy which remain directly accessible in their
PE’s from off-chip. Programmability is improved with new graphical multi-core de-
bugging tools but remains using the standard GNU GCC tool chain and now focuses
solely on C/C++.
A paper [Muddukrishna et al., 2013] on task scheduling uses Tilera’s alternative
processor flavour, the TilePro64 [TILEPro, 2011], as a demonstration processor and
includes more details. The TILEPro64 lacks all floating point support and exhibits
smaller cache sizes but use the same hierarchy. [Muddukrishna et al., 2013] describes
how the cache hierarchy while hardware coherent is also programmable. The coher-
ence protocol allocates every cache block sized chunk of main memory to a specific
bank of the L2 cache known as the home cache. The location of this home is selectable
in software. The home cache makes all load and store requests from all tiles. On a miss
the home PE will supply the block requested and depending on the software config-
uration this will be delivered to either or both the requesting PE’s L2 and L1 caches.
All caches write through to the home cache. This system is similar to Rigel but in this
case the main cache is one level down (L2 instead of L3), consequently distributed,
and configurable.
The on-board cache exhibits non-uniform access times due to its distributed na-
ture, and the optimal use of it can be compared to the extensive work on running
OpenMP code on NUMA systems, although the scales are very different (10’s of cycles
vs 1000’s). The [Muddukrishna et al., 2013] paper showed how important it was to





Of all the architectures reviewed here GPGPUs are the only ones in main stream HPC
use, and further are the only architectures achieving the hypothesised thousands of
simple ALU cores, albeit via SIMD operation simplifying the control units required.
With 3584 GPU cores (scalar ALUs, also termed thread processors), AMD’s FirePro
S10000 [AMD, 2013], containing two Tahiti GPUs has the highest core count outright.
NVIDIA’s GK110B based K40 alternatively offers 2088 GPU cores [NVIDIA, 2013c]. Fi-
nally, while not strictly a GPU of any form but of a similar nature and programming
model, Intel’s Xeon Phi [Intel, 2013b] contains 976 GPU cores. In contrast to NVIDIA’s
propriety CUDA or AMD’s use of OpenCL, the Phi offers full support for both the
legacy x86 instruction set and OpenMP and MPI in traditional C and Fortran. The
markedly lower core count is as a result of this support, core numbers have been
traded for improved code portability and programmability.
In hardware, these GPU cores are grouped into 16 lane wide SIMD vector proces-
sor like units. Each VPU serves as a SIMD hardware thread, multiple of which are
grouped to create the GPU equivalent of a traditional core or PE. In NVIDIA termi-
nology these multi-threaded SIMD cores are streaming multiprocessors (SMXs), or in
AMD nomenclature they are compute units (CUs). Phi cores, or PEs differ here, con-
taining only one vector unit and an x86 pipeline. In each, an array of these PEs creates
a SOC. To improve performance in code containing short conditional branches, reg-
ister masks enables per lane predication and branching, albeit at an efficiency cost.
To overcome the practicalities of feeding, controlling, and programming these
thousands of cores, a novel level of compromise in hardware flexibility and control
is adopted via an entirely new programming model. Dubbed by NVIDIA as single
instruction multiple thread (SIMT), SIMT operation provides a less limiting form of
SIMD control by allowing multiple threads of SIMD instructions to be inter-weaved,
thereby hiding memory latency. The Kepler, GCN, and Phi architectures are capable
of supporting up to 64, 40, and 4 SIMD threads per PE respectively. The lower number
of threads in the Phi is in part compensated for by larger caches relative to the oth-
ers. However, in all three the caches are small relative to a traditional CPU core. The
architectures are targeting applications that benefit less from large caches and rather,
as is characteristic of a streaming architecture, provide high bandwidth memory hi-
erarchies that supply streams and vectors worth of data. Hardware scatter and gather
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instructions help keep code vectorised when making non-unit stride vector memory
accesses.
To achieve performance using this model, however, an even greater degree of par-
allelism needs to exist in an application than would otherwise be required if the hard-
ware supported only single threads. SIMT remains a departure from the many-core
hypothesis of many PEs carrying out independent instructions. Under such a defini-
tion the GPGPU type architectures only support 180 (K40), 112 (S10k), and 61 (Phi)
different threads, short of the hypothesised thousands. Admittedly, however, com-
pared to the very simplified PEs discussed earlier, these PEs are capable of issuing 8,
4, and 1, respectively, SIMD instructions per cycle, and clearly scale to much higher
core counts.
Due to their lower clock rates and, SIMD nature, the use of GPGPUs in HPC takes
the form of node accelerators rather than standalone nodes. The resulting mem-
ory separation, coupled with the relatively slow PCIe interface, means memory man-
agement is critical to achieving performance. Intel’s most recent announcement of
Knights Landing [Anthony, 2013] potentially offers a better approach in which the the
Phi is a socketed processor to be paired with a Xeon. AMD and NVIDIA appear to
also be working on similar projects with AMD’s Heterogeneous System Architecture
project [AMD, n.d] (HSA) combining four x86 CPUs with a GPU on chip, and NVIDIA’s
Project Denver [Gastor, 2013], another SoC integrating 64bit ARMv8 cores with a GPU
architecture. Current systems, however, make use of a global GDDR memory on board
the card sharing data and instructions.
From the GDDR global memory an on-chip shared L2 cache leads down to L1
caches private to each PE but shared between the VPUs. Portions of these L1 caches
are further allocated to individual VPUs or SIMD threads to act as private caches while
the rest remains shared. The ratio of such is manufacturer dependant. Finally each
GPU core, or thread processor, has an associate set of registers. As seen in the other
streaming architectures, this hierarchy is accompanied by an equally scaling band-
width hierarchy that exploits locality and makes use of stream and vector data opera-
tions.
Table 2.1 below gives a numerical comparison between the K40, S10k, and Phi, in
terms of these hardware components.
NVIDIA Tesla K40 Differing from the S10k the K40 contains a single GK110 [NVIDIA,
2013b] GPU. In the NVIDIA hardware CUDA threads are executed on a GPU core, dou-
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Table 2.1 – A comparison of the hardware specifications in NVIDIA’s K40 (GK110B),
AMD’s FirePro S10000, and Intel’s Xeon Phi. FLOPS. FLOPS/W values are not given due to
the benchmark dependant nature of such.
Tesla K40 FirePro S10000 Xeon Phi 7120





SIMD SP VPUs 12 4 1







Width of VPUs 16 16 16

















Data L1 Cache 64KB 16KB + 64KB 32KB
L2 Cache 1.5MB 768KB 30.5MB
ICs 1x GK110B 2x Tahiti PRO 1x Phi
GPU cores (Total : Per PE : Per VPU) 2880:192:16 3584
(2*1792):64:16
976:16:16
ALU hierarchy per higher level
(GPUS : PEs : VPUs : GPU Cores)
1:15:12:16 2:28:4:16 1:61:1:16
TDP 235W 375W 300W
Clock








Peak SP TFLOPS 4.29 5.91 2.3
Peak DP TFLOPS 1.43 1.48 1.2
Memory
GDDR5 12GB 6GB** 16GB




ECC support Yes Yes Yes
Process technology 28nm 28nm 22nm
PCI Express 3.0 3.0 2.0




[ * ]Only true for those operations enabled for pair issue
[ ** ] At SC2013 a 12GB version was announced for release in the first quarter of 2014
[ *** ] Specific to the Active cooling card
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ble precision unit, or special function unit (SFU), operating with a program counter,
registers, and thread private memory in the L1 cache. Threads executing within the
same SMX share data via a shared section of the L1 cache, while sharing between
SMXs takes place in the L2 cache. This latest revision, the Kepler series, has signif-
icantly increased the on-card memory, on-chip cache sizes, number of cores, and
flexibility in configuration. Hardware support for two new features of significance
to GPGPU use in HPC has also been added, dynamic parallelism, and Hyper-Q.
Dynamic parallelism involves using one kernel to launch another. The hardware
support enables threads to, independent of the CPU, synchronise on results and cre-
ate and launch new threads. By removing the CPU from the loop CPU-GPU commu-
nication can be significantly reduced and the programming required simplified. By
doing so it also increases the range of parallel applications that may perform well on
the GPGPU.
Hyper-Q allows multiple (32) MPI processes or threads to concurrently issue work
to a single GPU. In consequence some applications will avoid what would have other-
wise been false serialisation as processes wait for others even though the GPU is only
being partially utilised. Practically the maximum number of possible work queues or
connections in the GPU logic, between the host and the CUDA Work Distributor, has
been increased in hardware. This can improve the sustained GPGPU workload and
therefore system efficiency.
AMD FirePro S10 000 AMD’s Graphics Core Next (GCN) architecture [AMD, 2012]
makes use of the same fundamental architectural principles as NVIDIA but naturally
differs in implementation. Comparing the SK10 to the K40 in Table 2.1, the most ob-
vious differences involve differences in memory capacities and the use of 2 GPUs in
one card has implications for L2 cache data sharing. Due to the commercial nature of
both most of the micro-architecture specifics are unavailable, however, the following
differences appear most prominently:
• The GCN clusters fewer (4 vs 12) VPUs into a Compute Unit (CU), the SMX equiv-
alent, and instead has more of them (28 vs 15). This has consequences in terms
of control and data sharing between VPUs within the CUs, and has meant that
instruction caches can be shared between four CUs rather than each SMX hav-
ing its own. Similarly while both use the SIMT operating model, the S10k issues
threads in bundles (wavefronts) of 64 threads compared to NVIDIA’s bundles
(warps) of 32 threads. This, together with the distribution of GPU cores, means
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the GCN architecture can support up to 2560 threads in flight per CU compared
to the K40’s 2048 per SMX.
• Where NVIDIA distinguishes 64 DP units and 32 SFUs per SMX the GCN appears
to handle DP and transcendental operations directly in the SP VPUs using mi-
crocode routines.
• The GCN includes full support for graphics rendering and, unlike the K40, in-
cludes display ports. This support includes new hardware implemented image
processing instructions. A motivation given for such involves the graphics ap-
plications within HPC such as gesture recognition and video searches.
• While both offer dynamic clock and voltage scaling dependant on workload and
environment AMD’s Power Tune[AMD, 2011] offers a much finer granularity and
higher switching speed than NVIDIA’s GPU boost [NVIDIA, 2013c].
• AMD does not yet appear to offer an equivalent to NVIDIA’s dynamic parallelism
or HyperQ. The latest OpenCL release 2.0[KHRONOS Group, 2013], however,
does include software support for dynamic parallelism suggesting that the hard-
ware support may follow.
Intel Xeon Phi 7120P/7120X While also a streaming PCIe co-processor, the Xeon
Phi [Intel, 2013b,c] is arguably closer to a 61 core SMP on a single chip than a GPGPU.
The Phi compute unit equivalent is a Pentium P54C core extended to include a single
16-way VPU. Table 2.1 shows how adding the x86 pipelines is a logic cost trade-off.
This use of a standard instruction set, however, means OpenMP and MPI annotated
C and Fortran codes can simply be recompiled rather than re-coded. To derive real
performance gains for the architecture, however, code does still need to be tuned for
the memory hierarchy, interconnect, and most specifically to make use of the 512b-
wide VPUs which are not accessed via standard SSE or AVX instructions.
With a full core associated with it, the VPUs in Phi receive instructions and data
through the Pentium core’s scheduler [rezaur rahman, 2013]. This does, however,
make use of GPU like L1 instruction and data caches, including dedicated vector
buses in the case of the data. As with the GPGPUs, while fully pipelined, both the
scalar and vector pipelines are in-order. Depending on the combination up to two
instructions per cycle may be issued, one to the VPU and one to the scalar ALU. While
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storage and control support exists for up to four threads per PE, this results in a far
lower maximum in-flight lane thread count of only 68.
Making the unit SMP like and differing with the single unified GPU L2 caches, a
fully coherent 30.5MB L2 cache is distributed across the cores and linked into one via
a bidirectional core ring interface (CRI). The CRI consists of multiple separate links
from a heavy weight wide data path through to lower weight address, flow control,
and L2 cache coherence control paths. Similar to the AMD VPUs„ double precision,
transcendentals, reciprocal, square root, and log are supported in hardware using the
single precision ALUs rather than separate modules.
2.2.3.6 ClearSpeed
The final architecture included here is analogous to a single GPU compute unit joined
to a scalar processor. The ClearSpeed processor [Clearspeed, 2007] was first released
in 2003, at the time as a relatively novel SIMD streaming PCI co-processor. Designed
for HPC vector and task loop unrolling the CSX architecture supported a RISC instruc-
tion set with full double precision floating point support. Running at 250MHz it could
achieve up to 50GFLOPS sustained DGEMM performance for 25W.
The instruction and data hierarchy was able to issue one instruction per cycle
to either, a scalar PE providing scalar execution and control, an array of 96 similar
PEs offering SIMD operation on 5-way VLIW like units, or an IO unit. These instruc-
tions could be overlapped. Similar to GPGPUs branching within the array is handled
with enable bit masks. Context switching between threads offered a less sophisticated
means of SIMT operation. Apart from clock speed and scale the architecture differed
in its lack of the various memory sharing levels GPGPUs use and its more complex
VLIW fundamental unit of each PE.
Distinguishing itself from the alternatives of its time the programming model was
implicitly parallel. As will be elaborated on in Section 2.3, an implicit model attempts
to free the programmer from the lower level details of parallelism requiring only guide-
lines and leaving the compiler to carry out much of the work. Using an extension to
C an application could be written as a sequential program. Only where parallel oper-
ations were expected their variables were declared with special keywords designating
them as such and the functions called to operate on such were replaced by the Clear-
Speed parallel equivalent.
The architecture saw some early success. Yet despite its more familiar instruction
set and multithreading capabilities it has not been widely adopted. This is perhaps
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due its similarities with yet poorer performance against GPGPUs and the less intuitive
programming model provided in the face of CUDA.
2.2.3.7 Comparisons
To conclude, the architectures in this section, despite their common category span a
wide range of approaches. Each addresses the problem of wide-span parallelism dif-
ferently with different trade-offs leaving none of them as clearly demonstrating the
best approach. While RAW and Rigel were targeted at significantly smaller problem
sets, Imagine and Merrimac are directed at HPC size problems but adopted a more
traditional cluster approach into which RAW and Rigel for instance could theoreti-
cally be placed. Alternatively the GPGPUs, Phi and Clearspeed make the distinction
of being accelerators.
The use of the streaming model in HPC has very mixed results. There are a range of
studies done to examine the potential performance of HPC applications on streaming
processors in general. The uptake of GPGPUs is testimony to the fact that in many
cases they can provide significant efficiency and performance gains.
In terms of gleaning from their experiences the following points can be drawn out:
On operating model, SIMD operation (VPUs, AVX, GPGPUs) serves scientific matrix
and multimedia applications with a high efficiency (due to the amortising of control)
and in some cases an easier programming model than MIMD machines. Where suf-
ficient SIMD parallelism does not exist in an application, however, the width in both
processing units and memory hierarchy can result in significant inefficiencies that
must be counteracted with ILP techniques that are specific to each of the range of ar-
chitectures described here. Optimisation of a memory hierarchy for streaming data is
also clearly greatly advantageous in performance and efficiency, however, again this
is very limiting in application domain applicability regardless of the implementation
used.
On memory and data movement, the limitations of a co-processor model on a stream-
ing architecture have already been noted and moves are under way to integrate GPGPU
like architectures more closely with their host for memory access purposes. The use
of static scheduling to specifically improve data movement in RAW is also uniquely in-
teresting. In an architecture with a fully distributed memory system (without a cache)
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such an approach could be used, not to predict and pre-empt unknown memory ac-
cess latencies, but instead to ensure data has arrived at the correct location timeously.
This could be done perhaps sometimes by making multiple copies where advanta-
geous and at others by using up empty operation slots to move available data ahead
of its required time.
On programmability, in the above streaming architectures more than others the
trade-offs between scalability, general purpose performance, and programmability
are most clear. The GPGPUs achieve significant scalability and performance for a
narrow domain at the cost of re-writing code. Rigel and RAW offer a means to greater
scalability with novel distributed cache hierarchies that are still capable of emulat-
ing coherence. Unfortunately both of these indirectly tax the programmer for opti-
mal data distribution, cache assignment, and synchronisation managements, albeit
in manners that share this load with the compiler.
2.2.4 Alternative Approaches
Outside of the above categories there are a spectrum of particularly more recent ar-
chitectures that exhibit a range of characteristics straddling different categories. Such
broad terms could include an unmanageable number of designs but remains within
the scope described at the start of relevance to the hypothesis at hand, the following
newer works appear relevant.
2.2.4.1 Reconfigurable Architectures
As the most common reconfigurable platform, despite recent advances FPGAs will
always compare poorly to ASICs in energy and area efficiency simply due to the addi-
tional infrastructure cost of enabling reconfiguration. Coarse Grained Reconfigurable
Arrays (CGRAs), however, attempt to reduce this gap by reducing the granularity of
reconfigurability (from bit to word level). Being in effect MPPAs with simple ALUs for
PEs rather than complete CPUs CGRAs are very much in line with our definition of
many-cores. Traditionally, however, they have been used with known and determin-
istic codes most often for multimedia applications. A 2011 survey of CGRAs [Choi,
2011] unfortunately agrees that they remain highly appropriate for certain applica-
tions where the relevant flexibility for performance trade-off is apt, most often in ap-
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plications with limited dynamic control requirements, but that they are less appro-
priate elsewhere.
[Taylor, 2012] in their analysis of how to exploit dark silicon points to CGRAs as
an example of dim silicon use considering that computations are generally laid out
in space resulting in a low duty cycle use of elements and reduced multiplexing of
data paths. Again while this use will be most appropriate for some domains it does
not suggest that CGRA should be applied to domains outside of their design space.
For instance while [Shrivastava et al., 2011] examines and succeeds at enabling multi-
threading on a CGRA, it is in a manner contradicting the advantageous low duty cycle
[Taylor, 2012] points out. Rather by assuming a streaming model of computation and
restricting the compiler to allocating kernels to subsets of the array to allow for mul-
tiple threads to operate simultaneously, memory bottlenecks are alleviated and the
resource usage duty cycle is increased. And while succeeding the approach improves
performance in multimedia applications specifically.
A further instance of reconfiguration being used to tackle the problem this work’s
many-core hypothesis is aimed at is the work of [Venkatesh et al., 2010], the authors
of the aforementioned utilisation wall. Their “conservation cores” take an approach
tangential to the many-core hypothesis in which customised cores aimed purely at
reducing energy consumption rather than acceleration are dynamically loaded into a
configurable fabric on a per task basis (using a C-to-silicon infrastructure). The rea-
soning being that if energy consumption of a task can be reduced, there is more TDP
available for other parallel task to be executed in additional cores running simultane-
ously.
It is therefore reasonable and apparent that in addressing the efficiency barrier
confronting industry, reconfigurability might be best used when seeking efficiency
and performance through dynamic implementations of customised application spe-
cific hardware. This is as opposed to using reconfigurability in an avenue that seeks to
create a general purpose architecture (Convey [Convey, 2013] application personali-
ties being another example from within HPC). While an equally appropriate avenue of
research, this is an alternative approach to that under consideration in this work. As a
result, while this work makes use of an FPGA and will investigate the use of such for a
many-core, exploiting reconfigurability on a per application basis is beyond the scope
of this work. This remains an option but one for which the software capacity has not
been created. For these reasons the significant array of reconfigurable architectures




There are a range of architectures targeted at the embedded systems domain which
are cited in comparison to many-core designs in the literature. These are inappropri-
ate for the target domain and lack the memory and arithmetic support particularly a
HPC system will need. However, given that they are commonly referenced two of such
are briefly reviewed here.
FlexTiles [Brillu et al., 2014] is another very recent approach to many-core (pub-
lished 2014). Targeted at embedded systems their reasoning is more relevant than
the actual implementation. Having noted industry’s reluctance to adopt many-core
due to lack of legacy code portability, the apparent unsustainable nature of the solu-
tion, and the unprofitably low product volumes of custom heterogeneous many-core
architectures, they propose FlexTiles as a conversion medium. Using the term many-
core differently to this work, they are attempting to provide an array of heterogeneous
application specific accelerators (in common with the reasoning of [Homayoun et al.,
2012]) rather than a sea of ALUs. Represented as nodes, general purpose processors,
DSPs, DDR memory, I/O, and a reconfigurable domain are all connected via a NOC.
The accelerator nodes are classified as micro-programmed (domain orientated pro-
cessor, custom domain orientated processor), and Data-flow (configurable data-flow,
pure data-flow). As one of the first architectures to take advantage of 3D fabrication a
reconfigurable layer is connected to a layer containing multiple DSP and GPP nodes.
Using a main controlling program written in C threads are ranked in priority to allow
dynamic resource allocation at run-time. The threads are in turn written in the target
core appropriate language (C or VHDL). Later work will show whether this serves its
goals or not.
P2012 [Benini et al., 2012] is often cited in many-core comparisons and is proposed
as a platform for architectural development through, fine-grained power control, the
use of the extensible STxP70 processor (a dual-issue 32bit RISC processor includ-
ing a FPU from STMicroelectronics) for its basic PE, and infrastructural support for
additional hardware acceleration modules. Targeted at embedded data parallel ap-
plications with the goal of filling the area and power efficiency gap between GPPs
and hardware accelerators such as GPGPUs, the software stack supports OpenCL and
OpenMP along with a propriety lower level language. Hosted by an ARM host pro-
cessor, a control core supports four clusters, each of which supports up to 16 PEs,
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a cluster controller, and any optional additional hardware accelerator modules. In
a manner resemblant of FlexTiles and Rigel, the system uses a PGAS that avoids the
costs of cache coherency. Each cluster shares a L1 data memory but any processor
may directly access a remote L1 memory or, under the control of the cluster controller,
obtain DMA access to main memory. Side-stepping the SIMD problems of GPGPUs,
each PE has it’s own L1 instruction cache, and is free to execute an independent thread
making the system MPMD. To facilitate synchronisation, hardware acceleration exists
for semaphores, barriers, and joins. Considering each cluster is operating on an in-
dependent clock, the interconnect is asynchronous. When emulated only 8 PEs filled
a Virtex6 LX550T, running at 66MHz, a 28nm ASIC implementation was expected in
2012 but is not yet visible in the literature for further performance examination.
Epiphany (Adapteva) [Adapteva, 2012, 2013; Gwennap, 2011] is unsuitable for HPC
but makes a number of design choices that are worth noting. As with the majority of
array many-core processors, the design is power efficient, scalable, and most easily
applicable to naturally parallel applications. Epiphany has been designed to max-
imise single precision FLOPS/Watt performance with a future mobile speech recog-
nition and visual computing market in mind. The 64 core SMP processor achieves
100 GFLOPS on 2Watts at 800MHz in 28nm and is programmable in ANSI C/C++ and
OpenCL. The largest contributions to its power efficiency is a minimised custom RISC
CPU in the PEs and a low-overhead NOC.
As a further divergent approach to many-core Epiphany is able to limit its PEs to
minimalistic CPUs that are appropriately simplified in direct correlation to the tar-
get application. The custom CPU pipeline supports dual issue to a FPU, and ALU or
LOAD/STORE operation. To save power the pipeline is kept short (minimising the
need for bypass logic and latches) and supports a minimal instruction set excluding
all complex integer operations such as division and multiplication, as well as main-
taining no FP divide, square root, or de-normals. Further there is no branch predic-
tion, speculative instruction issue, or dynamic instruction re-ordering. Instead opti-
mal instruction order is a function of the compiler. Unlike other fully compiler static
systems though, the pipeline will detect and stall on RAW and WAW dependencies. A
64b wide memory bus and accompanying instruction is able to supply the pipeline
with two operands for a LOAD.
The low-overhead NOC involves using a combination of a point-to-point design
(providing scalability and high speed, 1GHz, operation) and the memory architec-
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ture. In a approach that shares aspects with Rigel, there is no cache coherence hard-
ware and a single address space is shared, producing power and network load sav-
ings. Going beyond Rigel, however, Epiphany also removes all memory controllers
in the PEs and does not replace the coherence hardware with programmer control.
Instead a global unprotected shared memory space is physically distributed across
the array allotting a quantity to each PE, with all banks accessible by all cores. PE
instructions and memory may be stored inter-weaved, although best performance is
obviously achieved when appropriate locality is maintained and they are placed in
separate banks. Local access is guaranteed in order but remote access involves a cus-
tom weakly ordered model requiring programmers consideration.
The address space supports up to 4GB but portions of this may be in off-chip
memory banks or in up to 4095 cores. To support such off-chip peripherals, multi-
chip scaling and to minimise network congestion the NOC carries 3-channels, on-
chip write, off-chip-write, read request. Each core’s router supports five directions
of data travel simultaneously, north, south, east, west, and local. A point-to-point
hop costs 1.5 cycles per routing hop assuming no congestion. Together this NOC and
memory model reduce message overheads and power consumption at the cost of pro-
grammability. While the compiler will take locality into account the programmer is
required to ensure there are no bank conflicts, and when accessing remote memory
must take precautions to ensure correct memory access order. To mitigate the latency
of point-to-point loading the array is divided into quadrants each of which are loaded
from distinct interfaces simultaneously.
A final point of power saving includes the extensive use of clock gating and their
approach to clock distribution. While the former is not novel this is important in a
many-core design where there will be significant proportions of idle core clock cycles.
In the latter, as there are no other global signals, the design ignores clock skew saving
on compensating hardware and simplifying routing.
To enable programmer control an additional library is supplied along with appro-
priate multi-core and parallel debugging tools. Modified versions of the GCC and GDB
tools are also capable of making use of standard optimisations such as loop unrolling,
although for now hand optimisation is also required. The burden of manual memory
management, however, while removing the need for fully static compiler scheduled




By so reducing the inter-task communication bottleneck the design is able to sup-
port parallel programming at both a large kernel level but also at a very fine grained
level (although this requires programmer work). While clearly unsuitable for HPC
adopting the simplicity of a shared but unprotected memory space and taking ad-
vantage of the reduced message overhead this brings are two design features worth
exploring in a HPC many-core design. In conjunction with static scheduling to cir-
cumvent the programmability and porting problems, full double precision support,
and a means of mitigating the lack of dynamic instruction issue such as TRIPS uses for
instance, might result in a design capable of using a message passing NOC for thou-
sands of cores. This without having to resort to other designs’ retention of cache hi-
erarchies or remaining global signals. This last point is important as it enables multi-
chip designs with no glue logic required.
2.2.4.3 Fabrication Advances and Consequences
Regarding fabrication techniques, [Hanson et al., 2006][Jain et al., 2012; Seok et al.,
2008] have shown that Near-Threshold Voltage (NTV) operation, sometimes termed
Near-Threshold Computing (NTC), can improve transistor efficiency by orders of mag-
nitude. However, the technology is still immature and problems remain in need of
solving before it might be widely adopted [Chang and Haensch, 2012; Kaul et al.,
2012]. A dominant issue is the matter of process variations and timing uncertainty
which occur more frequently as the transistors are scaled down. Static faults will be
located during testing and can, given the abundance of PEs, simply be flagged for
the compiler as unusable. Dynamic errors occurring during operation, however, re-
quire the design to have a coping mechanism that will be model dependant. [Krimer
et al., 2010] for instance (addressing such in a SIMD architecture) proposes adding
lane-local decoupling FIFO queues to buffer decoded instructions. Provided failures
are equally distributed through out the lanes (a statistical probability) this will mean
the whole unit need not wait for a slow lane. These queues are accompanied by syn-
chronisation logic to be invoked on scatter, gather, and shuffle operations, or should
a buffer reach its maximum. To handle the same issues in other architectural models
will clearly require equally customised circumventing adaptations.
3D stacking with through silicon vias (TSVs) offers great advantages in power and
performance due to shortened signal lines and increased physical accessibility. Fur-
ther the use of layers makes it possible to integrate different process fabrication tech-
nologies into the same chip, and to increase yield by through partial verification by
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verifying functionality of layers prior to final merging. Being able to select the optimal
substrate for each layer means substrates can be matched exactly to the requirements
of that layer’s functionality, saving power and manufacture costs where some layers
can operate at lower performance levels relative to others. The technology brings with
it, however, new levels of power density and the accompanying thermal dissipation
requirements. Handling of this issue and the practicalities of stacking and TSVs are
still active areas of research, as is the development of new software to handle all of
these new chip design issues, thermal implications, application mapping, and hard-
ware design exploration[Fabre et al., 2012]. The use of NTV operation is also an option
for handling the thermal density issue although this does then bring the problems al-
ready discussed as associated with such.
Demonstrating some of the potential options TSVs with NTV can make available,
researchers at Michigan University have prototyped 2 layers and 64 cores of a pro-
posed 7 layer 128 core chip Centip3De[Dreslinski et al., 2013]. The 64 cores (ARM
Cortex-M3) are grouped familiarly in 16 clusters of four, each of which share a data
and instruction L1 cache. Due to the lower activity rates of the caches, however, they
can be run at 4x the core clock speed. By operating each core on a clock 90 degrees
out of phase with the others and using a 4-stage cache pipeline each core has appar-
ent single cycle cache access. Fabricated in 130nm and using NTV operation the cores
run at 10MHz and the caches therefore at 40MHz. As a further measure of optimisa-
tion the clusters can be run in a boost mode where three out of four cores are disabled
temporarily and the core frequency raised to meet that of the caches improving sin-
gle thread performance. While this work is not pursuing the same form of many-core
(the ARM PEs being much more sophisticated), it does serve to highlight the potential
opportunities available with TSVs.
3D stacking technology has also revived an old idea that approaches the perfor-
mance issue from a different angle„ that of processor-in-memory (PIM) or intelligent
RAM (IRAM). Originally seriously investigated in the early 90’s the idea saw many
small processing cells integrated within a DRAM so as to perform simple tasks on
data values in place in memory and potentially to perform prefetches into the pro-
cessors cache. At the time despite a number of academic investigations the principle
was not taken up by industry, primarily due to its then unsettled state and the drive
to create cheaper DRAM. More recently, however, [Kang et al., 2012] has argued that
there is now more pressing motivation for PIMs to be taken up by industry. Motiva-
tion for this lies in, the memory bottleneck only becoming more prevalent, the need
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for scalability in the face of increasing latencies as processing logic grows and lands
further from memory, and the fact that the integration of different fabrication tech-
nologies is now established practice. Along with a concise summary of prior work on
PIMs, they point to industry’s very positive response to the “Hybrid memory cube” by
Micron [Micron Technology, 2011], a 3-D stacked DRAM and logic control circuit con-
nected with TSVs, effectively a form of a PIM, as evidence for its imminent arrival. The
same authors have seen the republishing of their 1999 design for such a PIM, FlexRAM
[Kang et al., 1999], at ICCD 2012[Kang et al., 2012]. While the approach has a limited
scope for HPC applications (the need to keep the PEs so simple means they lack FP
support), it does promise performance gains in other domains and demonstrates an
alternative manner of using many PEs placed close to memory. As with all the other
massively parallel architectures proposed, however, it does fare best when operating
on a inherently data parallel application.
Intel’s latest 22nm 3D Tri-gate or FinFET transistors are another more tangible in-
novation, already in use in their Ivy-Bridge processors, showing 10 fold reduction in
leakage current or a 50% reduction in active power. On-chip power management has
also seen new approaches, with Power-management Control Units (Intel’s Ivy Bridge),
and fine-grained frequency control that dynamically alters the clock speed of sub-
units of logic according to the current work load [Vangal et al., 2008]. This leads also
to the need for more research into software management of hardware power control
and for improvement in the actual hardware of voltage regulators doing the control-
ling [Perlmutter, 2012].
2.2.5 Summary
This review is incomplete, spanning the whole history of computing are many more
processor designs containing aspects of relevance to an attempt at many-core paral-
lelism. DSPs for instance address an entire application domain that also makes use
of many PEs in a single coherent unit. They have been disregarded here for brevity
considering the application domain but may well have techniques worth reviewing
in light of the new challenges being addressed here. The exclusion criteria most gen-
erally applied involved the designs being, significantly older, not prominent in the
literature, too far removed from the goal of general purpose HPC many-core comput-
ing (meaning most often a lack of floating-point support, too little memory or band-




While the majority of processors reviewed attempted to serve as general purpose
processors, it is only inevitable that some application domains will perform better
and worse on a given design. Control model, memory infrastructure, data commu-
nication mechanism, PE arrangement, and programming model all influence each
other along with the stated goals of the hypothesised many-core model. The chal-
lenge in all of these has been to balance the trade-offs involved which will again be
the case in this work’s architecture other than that some guidelines can first be drawn
out of the above.
Summarising the above therefore, it is apparent that the memory infrastructure
of a system has the greatest influence on scalability and the inter-PE communication
design. A distributed memory model clearly enables scalability but costs either addi-
tional management hardware or programmer effort to ensure correct order of access.
As seen this does not necessarily mean a full coherence protocol is required, some
of the approaches reviewed included, matching hierarchies of PEs to a hierarchy of
caches (with some levels implicitly coherent and others adopting formal coherence
strategies), access operations ordered by ID tags, programmable memory accessing
interconnects, exploitation of application specific bulk memory access (streaming),
and manual or compiler memory management structures. Static scheduling partic-
ularly enables the last of these in many designs but it in turn comes at the cost of
poor dynamic code handling requiring further mitigating measures. In these archi-
tectures therefore speculative execution (with prefetching), predication, branch pre-
diction and hyperblocks, are amongst the most common means of handling dynamic
code with which they achieve mixed results. Where branch prediction is used one no-
table advantage in these architectures regards their running at a lower clock speed,
the lower speed means a shorter pipeline is possible and therefore miss-predictions
are less expensive, or alternatively the abundance of cores can be used to execute both
paths.
Where architectures were designed to operate in close conjunction with and in
parallel with a host CPU (so as to optimally apportion code to the best processor)
shared access to a common memory was needed to accommodate dynamic function
calls and task distribution. In the dataflow architectures that accommodated this the
shared memory in particular was found to degrade performance and limit scalability.
Alternatively co-processors onto which tasks and memory are off loaded in isolation
suffer from the latency cost of such data transfers and cannot use the host CPU as
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optimally in covering fundamentally serial code sections. Moves toward greater in-
tegration between the co-processor and host CPU to reduce memory transfer latency
are already visible in GPGPU domain, these will likely continue to use atomic portions
of memory.
Given a memory model the control model adopted further influences scalability,
efficiency, and the interconnect. Dataflow architectures hand off control predomi-
nantly to static scheduling gaining efficiency. Of the MPPA reviewed the more com-
plex and hardware expensive PEs are able to handle much more control at run-time
which in combination with the PE arrangement and interconnects split control be-
tween data-flow like operation on non-dynamic segments of code and programmer
effort. The streaming model’s exploitation of the application domain allows for high
efficiency and scalability through simple control infrastructure and PE hierarchy.
The inter PE communication mechanism is affected by both the memory and con-
trol model adopted. In different designs reviewed the infrastructure selected was
variously able to, access PE local caches, snoop PE data paths, and communicate
seamlessly off-chip with peripherals and further processors. Equally the degree of in-
terconnectivity ranged from being all-to-all chip-wide through to nearest-neighbour
point-to-point only connections. In some instances it was flat but multi-layered and
in others hierarchical. Finally functionally in some cases it served purely as a means
of data movement and in others acted as a mechanism for synchronisation and event
control. Each of these characteristics is a consequence of the higher level design
within which it exists and therefore unique to the architecture. The only common
point free to be drawn out involves the interconnect’s effect on architecture scalabil-
ity and application domain range.
As already noted, due to their target applications the streaming architectures are
able to operate with minimal inter-PE communication requirements leaving mem-
ory scaling as their scalability limitation. Alternatively the dataflow architecture in-
cludes a degree of reconfigurability (hardware or compiler programmability) in their
interconnects, and use a range of hierarchical combinations. None are infinitely scal-
able but due to the asynchronous operating model complexity around ordering data
access appears to be the scaling limitation. With more sophisticated PEs the MPPA
interconnects are closer to conventional designs (even offering message passing in
some cases), but manage to avoid some of the conventional interconnect restrictions
through their globally asynchronous operating model and majority use of PGAS mem-
ory model (unfortunately the complex PEs are more costly in hardware).
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Aside from scalability and efficiency these interconnects all affect application suit-
ability and programmability. Those that are the most configurable and which have the
greatest capacity to share data across the entire processor are clearly the least limit-
ing. However, given the other architectural factors that are linked to the interconnect
this review has not revealed a means of determining which best meets these ideals in
combination with the other many-core ideals.
While the majority of architectures reviewed made use of a bulk quantity of identi-
cal PEs (and one or two specialised units generally concerned with control and mem-
ory management) within PEs different operators were catered for to greater and lesser
degrees (multiple integer pipelines alongside one FPU, or one special function unit
alongside multiple identical general purpose ALUS).
The possible use of NTV operation for a many-core means mechanisms for faulty
transistor operation detection and correction need to be designed for. Circumventing
dynamic faults in particular is a point for consideration in design.
A table form summary comparison of many of the above hardware and compi-
lation characteristics is given in Appendix A Table A.2. This should only be viewed,
however, as a concise reference rather than a means of comparison. The fundamental
design approach differences mean direct numerical comparisons of various hardware
characteristics is largely misleading.
Regardless of the interconnect and memory infrastructure used all the architec-
tures perform better if data and instructions are optimally allocated in space and time.
Programmability is therefore of equal concern in analysing these approaches as the
following section will detail more fully. From the above it can be noted that those ar-
chitectures that offered conventional languages and parallelising tools met with more
success or longevity. Traditional parallel programming approaches were only found
in the MPPAs offering more complete CPU cores rather than ALUs as PEs. Instead
those architectures that used the finest granularity of PEs adopted the highest degree
of automated hardware control and static scheduling.
2.3 Concurrent Software Stacks and Languages
In addition to the hardware challenges of many-core, programmability is of equal im-
portance and has its own set of challenges. As alluded to in Chapter 1, despite the dif-
ficulties involved the significant appeal of autoparallelisation lies in how much more
challenging the alternative is. If a substantially new architecture is to be adopted the
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enormous quantity of sequential legacy code still in use will require porting. The lack
of expertise in parallel programming will exacerbate the already inherent time con-
suming difficulties of such [Hochstein et al., 2005], and as new applications will be
developed or old algorithms replaced with new a usable parallel programming model
for such is also needed. In the face of ubiquitous multi-cores a wide range of tools
1 and language extensions have appeared. But these and other traditional program-
ming models (along with their associated languages and tool sets), simply do not have
the required components to allow a programmer to make use of a many-core level
of parallel hardware. To demonstrate this the following identifies the challenges of
many-core programming and then reviews the currently available parallel program-
ming models.
The following points were identified in Chapter 1 as in need of address by any new
many-core targeting parallel programming paradigm. They are elaborated on in more
detail as follows. Some are common for any programming model with subtle adjust-
ments, others are unique to many-core. For each aspect where exactly responsibilities
lie in the trade off between hardware and software control will be architecture depen-
dant but those tasks handed to software need to be covered by an overarching model
that makes programming such a system manageable.
• Memory: Memory management stands out as the largest hurdle in hardware
and software. Compared to current memories many-core memory structures
need to supply data at a much higher bandwidth in order to feed thousands
of cores while still maintaining a form of coherency and correct ordering in
some fashion, and all without placing too heavy a burden on the programmer
or the control hardware to correctly manage such. Uniquely, however, a many-
core memory system has in its favour a clock speed advantage where off-chip
memory may be clocked multiple times faster than the processor cores. Ulti-
mately each hardware model may require its own low-level memory software
model with a uniform higher level abstract model allowing performance porta-
bility, but this is less than desirable considering the additional layer it will re-
quire. As much as any autoparallelising compiler might offers to relieve the pro-
grammer and hardware of the control burden, it can only do so given a mech-
anism for such. Whether that mechanism includes full latency foreknowledge
1Intel Parallel Studio XE suite [Intel, 2013e], Vector Fabrics [Vector Fabrics, 2013], or for embedded
software CriticalBlue [CriticalBlue, n.d], are just a few
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and static scheduling, or a explicit synchronisation and ordering tactic, or some
other means the model must supply this, a compiler can only implement it.
• Heterogeneity: While specialised on-chip modules accelerating a CPU have been
used successfully for a while now via compiler automation and the addition of
new hardware specific instructions to languages, the higher level problem of
different architectures within a compute node remains only partly solved. The
GPGPU programming models in current use have taken steps towards easily in-
tegrated CPU+GPGPU programming by using standard languages as a base. But
GPGPUs are only one alternative architecture. The push for computational ef-
ficiency suggests many more application specific hardware modules are likely
to be added with the further possibility that some will also be reconfigurable. It
is unrealistic to expect programmers to deal with the complexities of each dif-
ferent hardware architecture and their associated drivers and so the need for
functional and performance portability is a significant challenge. One approach
is to develop managing software that, given an environment, automatically se-
lects and tunes for the most appropriate target, compiler, and routine [Benker
et al., 2011; Chafi et al., 2011]. These approaches require greater initial effort but
lead to greater performance portability (ability to achieve the same performance
standards on multiple architecture platforms) than the hardware brand specific
GPGPU models appearing. Using autoparallelisation to address this aspect of
a model in its entirety borders on looking for a magic fix-all. Given the com-
plexity of autoparallelisation addressing even one many-core model is a signifi-
cant challenge, and one that requires an architecture specific approach without
attempting to re-target the same scheduler to multiple architectures. But the
above levels of automation in selecting compilers and architectures according
to high-level diagnostics looks promising.
• Multi-level concurrency: Multiple levels and forms of hardware concurrency have
to be exposed to either the programmer or the software stack, from vector units,
through multi-threading, multiple cores and multiple chips, to multiple nodes
and racks. Traditional HPC programming models have established predomi-
nantly manual ways of the dealing with the higher-levels of this stack, whether
or not these can or should be integrated with a model that also handles the lower
levels remains undetermined.
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• Programmability: Part of accomplishing this lies in how appropriate the pro-
vided constructs are to the applications and hardware under consideration. An-
other part lies in what industry is already familiar with and skilled at. A new
model must provide an easy manner of expressing and using parallelism in ap-
plications and hardware, but also do so in a manner that costs a realistic degree
of effort. In HPC, C/C++ and Fortran particularly dominate, hence the volumi-
nous number of different parallel extensions these languages have seen [Aldin-
ucci, Marco Torquati; Intel, 2013d,f, 2014; Kennedy et al., 2011; Loveman, 1993;
Schimbac, 2013; UPC, 2005; Wallcraft, 2005], while the more generally popular
languages such as Python, Java, and Matlab, have also seen extensions [IBM,
2013; Miyoshi et al., 1997; Sharma and Martin, 2009; Vanovschi, 2014; Yelick
et al., 1998] attempting to make the switch to parallel easy. Where the compiler
cannot do the work the new OpenCL [KHRONOS Group, 2013]/ CUDA [NVIDIA,
2013a] models have exposed the many levels of hardware concurrency to the
programmer using familiar syntax, in what appears to be a good balance be-
tween compiler and programmer effort, but this is also the reason the models
are so hardware brand specific. A final domain of FPGAs in HPC has seen far
more limited success with the likes of DIMEC, MitC, ImpulseC, and CUDA on
FPGAs, having mostly failed to find a place due to how different, constricted,
and far removed the new languages really are from the original. Autoparallelisa-
tion of sequential code would clearly be greatly advantageous as the process of
developing sequential code is already very familiar and well supported.
• Support of heritage codes: The above point leads in to the need for a way in
which legacy codes can be ported to any new model with as little effort as pos-
sible. With out a means of portin systems will be held back for years unable
to provide upgraded performance and supporting two different domains of old
and new code. If an industry standard language is used it will certainly ease
the porting effort simply due to the prevalence of programmer skill, even where
extensive re-writing is required to adapt applications to new hardware features
or language constructs. All of the language and library extensions listed above
help with this but not as much as autoparallelisation could. OpenCL and CUDA
for instance, while C based still require significant code rewriting, compiler di-
rectives such as OpenACC offer instead an even easier conversion. Ultimately
either autoparallelisation will solve this problem or industry will sit with many
69
2. LITERATURE REVIEW
codes at best operating in a handicapped manner until someone rewrites them.
Meanwhile other codes will be rewritten sooner as a completely new algorithm
justifies the effort.
• Portability: Already mentioned as part of the difficulties of heterogeneity, the
ability to run the same code on multiple hardware architectures takes three forms,
language, functional, and performance portability. Targeting language portabil-
ity (ability to compile the same language on multiple architectures) improves
application programmability simply by having greater numbers of programmers
skilled in a single widespread language. Conversely a language independent
model allows for flexibility in implementation leaving room for application or
hardware specific optimisations that the model may not directly address. This
potentially also opens the door to reuse old codes and languages getting around
the issue of legacy code. A model that targets functional portability (ability to
achieve the same net functionality on multiple architectures) facilitates incre-
mental porting where old codes function on new architectures needing only
tuning for performance rather than a complete re-write. This makes porting
significantly easier and is already a familiar reality in HPC. Currently DSLs sat-
isfy the needs of and for language independence and language portability. Ope-
nACC in the future and OpenCL now are the closest to satisfying functional
portability. Performance portability, however, is so far an unsolved problem for
which auto parallelisation again perhaps has the best chance of providing a so-
lution.
• Effective verification, debugging, and algorithm analysis: The model should im-
plicitly foster an environment that, firstly minimises the probability of program-
mers inadvertently introducing the bugs most commonly associated with paral-
lel programming, and secondly enables a means of easily debugging and verify-
ing application functionality. Included in such a task is the further need for pro-
filing to determine inappropriate algorithms or code portions in need of further
tuning. Message passing auto synchronises threads, OpenMP requires manual
synchronisation, and OpenCL/CUDA operates on the assumption of, and ex-
ploits the fact that, warps/wavefronts are independent but the programming
model means the compiler will see if there is a conflict in say data access and
will not allow the programmer make such a mistake. Autoparallelisation alter-
natively is based on the assumption that once a sequential code functions cor-
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rectly the transformed code will perform in the same way and therefore does not
need a specialised debugging tool chain.
• Control granularity: This is again very closely tied to the division of labour be-
tween software and hardware control and so will vary in implementation up and
down the concurrency stack. Depending on the hardware being addressed ac-
cess to fine-grained power and interconnect control features and reconfigurable
components may be required. How memory coherency and access ordering, as
well as PE synchronisation are handled, may also be controlled in hardware as
already discussed. Or a programming model will need to cover such tasks pos-
sibly requiring a low-level and very fine-grained degree of control. This in turn
may be automated or abstracted away by high-level constructs so as to free up
the programmer as much as possible to work under the assurance that such is
provided.
This section covers a very complex and large subject, which while equally impor-
tant is subsidiary to the primary focus of this thesis. For both of these reasons the
following scope limitations are imposed. Firstly a focus is kept on what is currently in
mainstream HPC use or has emerged in the last few years since Berkeley’s pivotal 2006
paper. Secondly, an overview of the subject is given only to give context and this is
therefore not an exhaustive literature review. Showing APPRASE’s novelty is not con-
sidered a requirement for this work as the focus is on the hardware and APPRASE is
only an enabler, albeit an inseparable one. Consequently attention is not given to the
many optimisation methodologies being proposed which improve one particular as-
pect of software parallelisation such as shrinking the search space in autoparallelisa-
tion for faster turn around times [Mustafa et al., 2011], or improving caching method-
ologies [Muddukrishna et al., 2013], or better networking protocols [Diaz et al., 2012],
or quicker dependence graph generation [Kim et al., 2010], or adding commutative
constructs to reduce implied serialisation [Prabhu et al., 2011], or leveraging commu-
tativity of some functions to allow for reordering and a gain in performance [Aleen
and Clark, 2009], or many others.
When addressing the issues of many-core programmability the adopted program-
ming model, rather than parallel language, defines everything around how a program-
mer will interact with the parallelism in the hardware and match it to the same in
the applications. A programming model will on some gradient hide and expose vari-
ous hardware features trading programmer effort, or in the case of autoparallelisation
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compiler effort, for optimisation opportunities and vice versa. For these reasons this
section focuses on programming models rather than the details of their implemen-
tation so as to compare their suitability for many-cores. The general practical imple-
mentations of programming models are instead briefly summarized as follows.
• The use of libraries to extend a language and implement a model makes the
model as functionally portable as the implementing language, and possibly of-
fers low-level optimisation at the cost of only the library author’s effort rather
than through exposure of the hardware to the application programmer. How-
ever, libraries are limiting when the constructs they provide either only make
use of hardware features present on some architectures, or only suit the nature
of a limited number of applications.
• Alternatively languages may be extended to implement a model using compiler
directives. By exposing a high level of hardware to the programmer the chal-
lenges of parallelism are divided between the programmer and compiler. Unlike
libraries the model will only be as functionally portable as supporting compilers
for different target architectures that have been developed. Once developed fur-
ther architecture specific performance tuning is an optional step but possible,
unlike with libraries and is a minor effort relative to code rewriting.
• Finally, as already alluded to in the hardware discussions, the option exists to
develop new low-level and dedicated languages containing inherently parallel
constructs (see the survey paper [Diaz et al., 2012] for many examples). For
targeted applications a dedicated language should result in the highest perfor-
mance gains possible. As such these languages are generally developed for ap-
plication customised architectures. Re-writing a code in a new language obvi-
ously comes at the highest programmer effort cost, however, and is generally
only used in special cases. If its advantages could be defended the current upset
in the industry could arguably justify the effort but this has not yet been shown.
As proposed in Chapter 1 and briefly argued above, autoparallelisation offers to
circumvent the problems of parallel programming, allowing a traditional sequential
model to be used by the programmer and leaving the parallelising work to the com-
piler. So as to argue for this approach in the context of many-core cluster nodes, the
remainder of this section examines existing and experimental parallel programming
models in Subsection 2.3.1, and then looks at the state of autoparallelisation in Sub-
section 2.3.2, Subsection 2.3.3 summarises and concludes.
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2.3.1 Current HPC Programming Models
Parallel computing is not a new field to HPC with a range of established parallel pro-
gramming models in use as industry standard. While many-core looks to exploit
very fine-grained parallelism, the coarse-grained task and data parallelism in clus-
ter size codes remains more than relevant and appropriate for exploitation. Therefore
while too coarse-grained for direct application to programming a many-core proces-
sor these models will continue to serve. Consequently they present a possible avenue
to industry acceptance of new hardware if many-core capabilities can be added to
them.
2.3.1.1 Distributed Memory Based Message Passing Model
The long time de facto standard for programming distributed memory systems is MPI
(a library). Here there is no global address space and explicit messages are required to
access remote data. The model executes codes predominantly using a single program
multiple data (SPMD) form, for which the programmer is responsible for distributing
the tasks and data. While care is needed to avoid deadlocks of nodes waiting on send
or receive messages, the action of communicating is two-sided having an advanta-
geous and implicit synchronising effect between processes. Remote access, however,
obviously also has a higher latency than local and this eventually limits the scalabil-
ity of an application. Most implementations provide libraries for C/C++ and Fortran,
although there exist others also for Python, Ruby, Perl, R, Java and other languages.
2.3.1.2 Shared Memory Based Multi-threading Models
At an application level a shared memory system assumes all memory locations are
equally accessible and in a single address space. With no need for explicit message
passing application development is made much easier. With little visibility of what
is remote or local, however, the model makes it difficult to take advantage of locality
and therefore does not scale well across a cluster.
In software two flavours of implementation exist. In library form, Pthreads (C),
Intel’s Thread Building Blocks(C++), or Java Threads, offer a low-level fork-join appro-
priate threading option, however, the programmer is responsible for ensuring race
conditions and out of order accesses do not occur. This makes it problematic for HPC
where the number of PEs (not necessarily the same as the number of threads) scales
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to very high numbers. Alternatively, the OpenMP specification, implemented as com-
piler directives and a managing runtime environment, offers a higher level of abstrac-
tion where synchronisation and memory access are managed. This makes OpenMP
more appropriate for use in HPC and it is widely supported in a range of C/C++ and
Fortran compilers. Attempts have also been made to add such support to Java but
with less success.
2.3.1.3 Global Address Space Model and Variations Thereof
Subsequent to the above the partitioned global address space (PGAS) has emerged of-
fering a compromise in which the whole address space remains unified and directly
accessible as in a shared global address space. The affinity of a location to a process or
thread as remote or local is made explicit through the use of global or local data struc-
tures. As with OpenMP, the programming burden of generating messages is handed
off to a runtime manager leaving the programmer to simply access a global data struc-
ture. While communication can therefore occur solely through the data structures
most implementations also offer facilities for bulk communication and synchronisa-
tion actions.
In comparison to MPI such remote accesses, once turned into messages, are also
only one-sided meaning the implied synchronisation between processes needs to be
replaced. This one sided communication protocol and greater control over data lo-
cation, however, leads to a lower communication burden and therefore to improved
application scalability. The SPMD model for a cluster is therefore better supported
than in the pure shared memory models, while retaining the advantages available to
shared memory systems.
Apart from the runtime libraries many of which are detailed in [Diaz et al., 2012],
implementations of PGAS include language extensions such as, UPC (UnifiedParal-
lel C)[UPC, 2005], Co-Array Fortran[Wallcraft, 2005], and Java based Titanium[Yelick
et al., 1998]. New languages designed specifically as PGAS languages also exist such
as Chapel[Chamberlain et al., 2007] and X10[IBM, 2013]. Lastly GASPI[GASPI, 2014] is
an PGASAPI that is interoperable with MPI.
PGAS, however, also assumes all processes will run on similar hardware, and does
not support the dynamic spawning of new processes. The former makes the model
inappropriate for the more recent heterogeneous HPC environments, and the latter
leaves no way of handling load imbalances. While not originally targeted at HPC a
proposed Asynchronous Partitioned Global Address Space (APGAS) model[Saraswat
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et al., 2010] has nodes execute multiple tasks from a task pool and capable of invok-
ing work on other nodes. Operation on the various nodes is therefore asynchronous
requiring additional constructs and management of data. APGAS has so far been im-
plemented in X10.
2.3.1.4 Hybrid and Heterogeneous Models
Increasingly HPC systems are being created with hierarchies of concurrency created
by clusters of multi-cores, even more recently these hierarchies are being further ex-
tended with additional co-processors. To handle such system architectures program-
mers are turning to mixed models using MPI and OpenMP, and if needed a further co-
processor specific model. As alluded to earlier newer low-level but multi-architecture
coding environments such as OpenCL [Kicherer et al., 2012] and PEPPHER [Benker
et al., 2011] are also investigating means of adding architecture agnosticism in a het-
erogeneous environment. Their approaches include sophisticated compilers, run-
time resource aware management systems, and architecture specific fine tuning in
the form of pragmas and multiple variants of system critical code. Depending on the
implementation of such a potential down side to this approach is the resulting en-
larged binaries and their generation cost when containing the same function written
multiple times in, for example, CUDA, OpenCL, and Intel Compiler directives.
All of these approaches continue to evolve as the hardware keeps changing. Most
recently co-processors are being more closely integrated with their host CPU (for ex-
ample Intel’s stand alone Xeon-Phi chip Knight’s Landing and AMD’s series of single
chip integrated GPU-CPU APUs). With this further hardware integration of such ar-
chitectures into clusters, their programming models are also being extended to fa-
cilitate greater software integration. While the above described the traditional paral-
lel programming models, GPGPUs and the Xeon Phi are the architecture in current
use closest to the many-core hypothesis envisioned. As a result they make use of a
programming model that is both far removed from those already reviewed, and par-
ticularly noteworthy in this work. The programming models for these types of co-
processors provide very similar hardware abstractions and assume a common method-
ology, and so they are discussed as the same model here, but it should be noted that
their implementations do differ and in some ways differ significantly.
Due to its novelty a range of new terminology and definitions are required, it is as-
sumed the terminology is familiar but if not Table A.1 in appendix Subsection A.1.1
attempts to explain these terms by comparing the physical and abstract hardware
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models with the programming models used by AMD and NVIDIA for their GPGPUs
(terminology for both OpenCL and CUDA is given)1. Only the term kernel, taken from
the classic streaming model, is familiar with its same meaning of a set of instructions
that sequentially operate concurrently on a stream’s worth of data. On GPGPUs this
generally takes the form of mapping a sequential loop into a vectorised form so as to
efficiently use the VPU arrangement of GPU cores.
For brevity NVIDIA GPGPUS and the CUDA programming model implementation
particularly are used here illustratively, but the domain contains a range of other im-
plementations. CUDA and OpenCL both extend C/C++ at a minimum through li-
braries, compiler directives, and extensions to the languages. These are accompanied
by customised compilers predominantly based on Clang/LLVM[Lattner, 2013]. Most
recently adding to these is OpenACC[OpenACC, 2013], an API of compiler directives
extending C/C++ and Fortran in a manner that extends the OpenMP API. While CUDA
is limited to the domain of NVIDIA GPUs, OpenCL and OpenACC are also used on the
Xeon Phi. All of these aim to provide as seamless as possible support for the writing of
codes that simultaneously make use of both CPUs and GPUs, and to enable compila-
tion of such into a single binary.
The Portland Group (PGI) has extended compiler support via their FCUDA com-
piler[The Portland Group, 2013] which extends Fortran to support CUDA constructs,
and in adding support for OpenACC in their PGI Accelerator [Wolfe, 2012]. Other
APIs also available include C++AMP [Microsoft, 2013] (a DirectX API that compiles to
OpenCL) and Intel offload compiler directives [Intel, 2013a] which add Fortran sup-
port for the Xeon Phi. This range of approaches is indicative of the challenges in-
volved, the following examines the key approaches taken towards such.
Main memory access on these co-processor devices requires data and instructions
to be transferred from system memory across an interface to the co-processor. Due
to latency costs of all such transfers this step is critical to performance as an incorrect
decision is costly and therefore for the most part the programmer is required to man-
age it. CUDA requires the programmer to explicitly allocate memory on the device
and make the transfer. Abstracting a level of detail OpenCL allows data to rather be
moved in and out of buffers, instead of known memory locations. Doing so improves
1The implementation for the Xeon Phi is sufficiently different that for clarity’s sake it is not included
in the table but the principles discussed for the most part are also true for it.
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code portability but may result in unanticipated transfers as the instantaneous lo-
cation of buffers is unknown to the programmer. Compared to these two extremes,
C++AMP, Intel offload directives, and OpenACC, each offer spectrums of control from
CUDA like precise manual control, through OpenCL buffer approaches, to completely
automated compiler controlled memory management.
Multiple levels of concurrency must be exposed by a GPGPU programming model,
from multiple chips, through multiple cores, to multi-threading, and vector proces-
sors hardware. At the highest level program functionality is expressed in kernels made
up of CUDAthreads. A kernel describes program functionality as a set of statements
in which the operands are vectors. Programmers are able to program on a per vector
index basis, one index value in the vector operands making up a CUDA thread or a sin-
gle lane instantiation of the kernel. Programming on such a basis, however, will more
than likely cost efficiency and performance. Instead kernels are described and the
number of threads in a kernel is dependant on the length of the vectors concerned.
In hardware each lane of a VPU executes a thread, CUDA therefore manges this hier-
archy of concurrency with a hierarchy of programming constructs. At the lowest level
vector operations are effectively implicit with a sequence of such making up a ker-
nel. At the highest level, where task level concurrency exist in the algorithm, multiple
concurrent kernels may be described with independent numbers of threads.
Only once the functionality is thus described, as vector operations in multiple par-
allel and sequential kernels, is the programmer then required to consider the capacity
of VPUs, SMX’s and different memory levels as it pertains to the number of threads
needed for each kernel. How each of the hardware components described earlier is
optimally accessed is a complex discussion. Given that this work’s approach to the
same problem is entirely different the details of such may be found in Appendix A.1.1
if required.
OpenCL on the AMD hardware adopts the same approach with different termi-
nology and size constraints dictated by the hardware. For instance wavefronts, rather
than warps, are 64 rather than 32 threads wide. In both cases the possibilities for
multi-threading and multi-core are exposed, while the VPU operation is mostly hid-
den apart from guidelines around performance cliffs in thread block and grid sizes.
OpenACC offers to expose the same levels of parallelism to the programmer, but will
also automate much of the allocation if left to it. C++AMP alternatively hides these
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multiple levels of parallelism, leaving the programmer to trust the compiler. Intel’s of-
fload directives are using the OpenMP multi-core parallelism, the programmer must
create enough threads to make use of the multiple levels of parallelism offered by the
hardware, and Intel Phi vector instructions when using the VPUs.
Considering portability, each of the above frameworks fair as expected in function
and performance portability based on their approaches. CUDA codes perform well
on all NVIDIA GPGPUs but are limited to such, and older codes will require re-tuning
to take advantage of newer hardware features. OpenCL is designed to provide func-
tional portability, offering correctly functioning code which may be tuned per-target
to achieve performance. As C++AMP hides most of the hardware it also succeeds at
functional portability, but will rely on the target architecture’s compiler to achieve
performance. OpenACC also provides functional portability and PGI suggests it may
provide greater performance portability in time, but this remains to be seen [,Brent
Leback, Douglas Miles, 2013]. Intel’s offload directives are solely for use on the Xeon
Phi and are ignored in the face of other targets.
2.3.1.5 Implicit Programming Models
The phrase implicitly parallel programming model, has been applied to programming
models that lie between the above explicitly parallel models, and full automatic par-
allelisation of entirely sequential codes. Where the above models require consider-
able effort to explicitly order and parallelise tasks, taking into account low-level con-
currency and control concerns implicit models are attempting to provide an easier
means of conveying valuable human insights to a compiler capable of carrying out
the final complex and bug prone stages of parallelising. It is argued that this is more
likely to achieve performance than a fully automated parallelisation of sequential
code, which may only achieve moderate performance gains due to the sequential ex-
pression of an application introducing apparent but false constraints.
The primary means of implying parallelism is the use of additional custom lan-
guage semantics. These enable the compiler to make useful inferences as to how an
application might execute in parallel while retaining the easy readability and develop-
ment process that a sequential language and code ordering brings. With the code de-
scription not solely responsible for exposing all hardware parallel features the model
offers better performance portability and greater scalability. Due to the easier nature
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of the parallelisation style it also offers easier maintainability. Whether such a system
can achieve equal or better net performance results, however, is less clear.
The following three examples demonstrate three different approaches to imple-
menting such a model.
1. [Harris and Singh, 2007] and [Ioannou and Cintra, 2011], amongst others, achieved
some success in seeking to complement traditional coarse-grained parallelism
by overlaying it with a finer granularity of speculative execution. The basis for
both was to use existing resources that were going unused in SMP environments.
Both achieve performance gains of between 10% and 80% on a range of appli-
cations. The techniques are exploiting implicit parallelism as the work done is
speculative and therefore not available for explicit exploitation by a programmer
but implicit to the algorithms. Where [Harris and Singh, 2007] required more
manual intervention based on analysis tool outputs, [Ioannou and Cintra, 2011]
expands on thread-level speculations (TLS) to offer automated TLS integrated
alongside explicit threading.
2. [Hwu et al., 2007] suggests an implicit model where programmers express code
in a canonical form that exhibits a sequential ordering of sections marked for
parallel execution. These marked sections are in turn passed through an au-
tomated concurrency analysis tool, guided by the programmer’s assertions and
with provision for programmer’s feedback, before final stages of a tool chain syn-
thesise a correct parallel program. A traditional sequential language may there-
fore be used in describing functionality and sequential ordering, with the par-
allelism implied by programmer’s assertions rather than low-level parallel con-
structs.
The authors distinguish their proposal from current parallelising compiler prag-
mas as being compiler hints rather than directives, leaving the compiler to do
more detailed analysis where it has been suggested. This analysis pertains to
finding both parallelism in the application and considering the best match be-
tween this and the available parallel opportunities in different hardware sub-
strates. They also distinguish the work from completely automated paralleli-
sation as the programmer evaluates the trade-offs involved in selecting a more
parallel but not necessarily equivalent algorithm and is hardware aware. The
approach is therefore not intended as a fix-all where legacy codes might be au-
tomatically ported, as only manual algorithm evaluation and code re-working
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will ensure results. Further they note that as with assembly code now, there will
remain cases where either, manual low-level and explicit parallelisation, or do-
main specific languages, are necessary.
3. Stanford University’s Pervasive Parallelism Laboratory (PPL) [Stanford Univer-
sity, 2013] is actively pursuing an implicitly parallel model based on domain
specific languages (DSLs). They are doing so in a manner, however, that means
that much of the effort involved in developing such is amortised across mul-
tiple DSLs sharing a common base of language constructs and compiler stack
components. [Chafi et al., 2011] introduces their approach which will ultimately
consist of many DSLs created in the same Scala programming language [de Lau-
sanne, 2014]. Using the same base language improves interoperability between
different DSLs within a single application, and the effort put into the compiler
and testing and debugging infrastructure is shared.
The nature of a DSL is to raise the level of abstraction through domain appro-
priate constructs making efficient programming easier. These DSLs are further
sequential languages with all parallelism and use of architecture specific fea-
tures implied or left to the compiler. Provided the compiler exists this leaves the
codes portable across a range of architectures.
Their proposed compiler additionally consists of an optimisation framework
and runtime environment, Delite. While each DSL is intended for sequential
coding, Delite specific operations defined in a DSL are packaged with their im-
mediate dependencies. Based on these dependencies the Delite runtime is able
to build a dynamic execution graph and schedule parallel operations accord-
ingly, and the granularity of parallelism desired is therefore set according to the
granularity of Delite operations defined. The execution graph further enables
Delite to parallelise and map applications to multiple heterogeneous architec-
tures optimally. Operations from a sequential thread are submitted to the en-
vironment for execution but return a proxy for the results immediately allow-
ing the thread to continue by submitting the next operation. The application is
oblivious to the fact that the operation may well not yet have finished, but runs
ahead speculatively allowing more operations to be submitted.
Because operation dependencies are also supplied the runtime environment is
able to maintain a dynamic task graph. After taking into account communica-
tion costs, it schedules as many independent tasks as possible for parallel exe-
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cution on multiple parallel architectures. With many operations taking place in
parallel the speculation will often succeed and the correct results will be ready
for use when needed. Where the hard result rather than the proxy is required
before it has been generated, however, its source operation will be scheduled
for immediate completion.
The Delite framework and runtime environment therefore expose both task and
data parallelism without using explicit parallel code designators. Task level par-
allelism is exposed by enabling the dependence checked speculative run-ahead
execution for each invocation of a Delite operation, and by providing parallel
hardware capacity for such. Where domain knowledge suggests that some op-
erations be executed on a GPGPU or other custom architecture, the DSL author
must assert such in the DSL definition, and the compiler must be provided with
a means of transforming the operation into the architecture appropriate equiv-
alent. In the case of GPGPUs for instance this means, marking the operations
for such, matching Delite operations to CUDA operations, and ensuring only
straight forward memory mappings are required. This can be made easier by
the restricted semantics of the DSLs which can allow for automatic transforma-
tions from DSL to CUDA. The exposure of data level parallelisation is also due
to a DSL author’s domain knowledge. In this case operations that the author
knows contain data parallelism must be defined accordingly. To facilitate such
a number of data parallel archetype classes already exist in Delite which may be
easily expanded.
The Delite approach is similar to the use of libraries to extend general purpose
languages to support parallelisation for certain applications. It is the use of
DSLs, however, that make it possible to have implicit parallelisation as there is
a domain from which such might be inferred about the data structures or al-
gorithm. Further there is greater scope for application specific optimizations.
Where a general purpose language compiler will err on the cautious side, algo-
rithm robustness may allow for more relaxed dependencies for a lower precision
result and fewer iterations in a sub function may be a sufficient best effort com-
putation.
The above three approaches are all radically different, sharing only the trait of col-
laborating with the compiler but leaving it to find more parallelism than is the case in
any of the previously examined models.
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2.3.2 Autoparallelising Software Stacks
Historically the performance gains possible with autoparallelisation have generally
fallen far short of what can be achieved through manual parallelisation, at least over
any sort of range of applications rather than single instances. More recently targeting
HPC specifically are predominantly high-level source-to-source tools which gener-
ally take in C/C++ or Fortran and either convert OpenMP annotated code to another
parallel form for a new architecture (eg MPI or CUDA), or take sequential code and
add OpenMP, MPI, or CUDA transformations. A limited list of these environments in-
cludes, Cetus [Dave et al., 2009] (C to OpenMPC, or OpenMP C to MPI C or CUDA),
its much older predecessor Polaris [Blume et al., 1996] (Fortran to parallel Fortran
Dialect), PLUTO [Bondhugula et al., 2008] (sequential C to OpenMP C), Par4All [Vil-
lalon et al., 2012] (sequential C and Fortran to OpenMP C, CUDA, or OpenCL), and the
Rose compiler infrastructure [LLNL, 2014] (C/C++ and Fortran to OpenMP and UPC).
In addition to serving in these roles as functional autoparallelisers, these tool suits
provide the infrastructures within which much of autoparallelisation research takes
place. The problem is too complex for a whole process pipeline to be developed by
one investigator. Instead the majority of the significant body of published work in the
field is focused on optimising or improving a single stage and is done so using tools
such as these.
As already discussed, however, these tools target a granularity of parallelism far
too coarse for the goals of a many-core architecture. To give context to the later de-
scription of APPRASE and before examining systems that are more similar to it a brief
introduction to the different stages in an automated parallelisation is given here. Any
autoparallelisation tool suit will go through the following three stages in some form
or another.
1. Conversion to IR: The process of optimising and parallelising generally requires
code first be converted into a tool dependent intermediate representation (IR)
which serves to better expose dependencies and allows for greater flexibility in
code re-ordering. In some cases this stage will be run after the following depen-
dence analysis but generally before hand.
2. Dependence Analysis: In order to determine analyse and circumvent dependen-
cies, a directed acyclic graph (DAG) of the operations to be done is first built.
Based on such, some dependencies may be circumvented through code (IR) re-
organisation, before a final DAG is again produced.
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3. Instruction Scheduling: Using the DAG and taking into account the effect on net
execution performance of various hardware components, instructions must be
ordered and placed for execution on the parallel hardware. This schedule in the
IR, will ultimately be converted back into either an appropriate form of parallel
high-level code or a parallel binary.
Three sources of dependencies exist, application data, application control, and
hardware functionality. Data dependencies are best represented in Directed Acyclic
Graph (DAG) where vertices correspond to instructions/tasks, and directed edges con-
nect vertices indicating dependence and its direction. The ’acyclic’ in DAG simply
indicates that no unending cycles exist, as should be the case in a correctly graphed
functional application with no infinite loops. Depending on the nature of the data
dependence simple steps can allow for their removal. To help in discussion of such
the standard dependency classifications are briefly given:
• True/flow dependence or Read After Write [RAW] S1δS2: Occurs when a later in-
struction depends on the result of a preceding instruction. Data computed in S1
is used in S2, so data flows from S1 to S2.
• Anti-dependence or Write After Read [WAR] S1δS2: Occurs when an instruction
uses a variable which is later updated. A variable used in S1 is updated in S2.
This dependence is a name dependence and can therefore be removed by creat-
ing a copy of the value under a new name such that the updating of the variable
in S2 doesn’t change the value used in S1.
• Output dependence or Write After Write [WAW] S1δ◦S2: Occurs when a variable
is assigned different values at different points in an application, the final assign-
ment must obviously come last. S1 causes a variable to be updated and later S2
updates the same variable with a new value. This is also a name dependency
and can therefore also be removed through renaming.
• Control dependence S1δcS2: Occurs when the outcome of a preceding instruc-
tion determines whether or not a following instruction should even be executed.
S2 is control dependent on S1 to determine if it executes.
As suggested it is possible to remove all anti- and output dependencies through
variable renaming, leaving the program with only true data dependencies. A code
transformed to be in this state is said to be in Single-static-assignment form [SSA]
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[Cytron et al., 1989]. One of the limitations of such is that compile-time analysis can
only reveal static dependencies. Run-time generated dynamic dependencies must be
handled with some form of speculation. A significant quantity of work has gone into
this domain, where loop iterations, subroutines, or branches may be speculatively
executed either by the hardware or according to compile-time generated schedules in
software. In either case a means of rolling back or side-stepping the invalid results is
needed. This can be very expensive in hardware registers and control path. [Aleen and
Clark, 2009] and [Saad et al., 2012] both include reviews of such speculative methods
showing their success.
A second point of concern in using the removal of static dependencies through
SSA form, is that it has the potential to result in a much larger DAG with a longer crit-
ical path than had existed previously. The goal, however, is to create the opportunity
for greater parallel execution which will ultimately reduce execution time relative to
the sequential original.
Finally, when making scheduling decisions architectural and control dependen-
cies are quantified using various heuristics. Scheduling is carried out by examining a
list of candidate ready-to-execute instructions every time step, and assigning value or
rank to each based on a heuristic that indicates which it is ’best’ to schedule next. Dif-
ferent compilers have adopted different approaches to this stage depending on the
target architecture and granularity of parallelisation. It must be taken into consid-
eration that in a particularly large application this may result in long compile times
depending on the scheduling techniques used. Different scheduling techniques rely
on different heuristics. The collection of these may require a separate parses of DAG.
The following describes some of the more common ones.
• Start time: The earliest, latest, or difference between two instruction’s start times.
Instructions may be scheduled according to who has the earliest start time on
the understanding that this may free up more instructions in the next steps. Up-
dates to start times must be constantly made during scheduling as children’s
start times will be altered as parents are scheduled. The same is done in reverse
when considering latest start time and instructions are packed from the bottom
up. The difference between the earliest and latest start times adds further in-
formation as a slack value indicating effect on the critical path (the sequence of
instructions that are the direct cause of the minimal total execution time as they
must execute sequentially, defined as zero slack). In a pipelined data path this is
distinct from execution time but the same methods can still largely be applied.
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• Number of uncovered children/parents: Depending on the direction of traverse
(forward from program start to finish or the reverse) this quantifies the num-
ber of children/parent nodes that will be immediately available as candidate
nodes in the next time step. The more candidate nodes to be made available,
the greater scheduling flexibility made available. This may be further weighted
with the sum of the delay between a child and its parents.
• Number of parents: The more parents a node has the larger the number of in-
structions a node must wait for to be scheduled.
• Execution duration: In an environment where different instructions require dif-
ferent periods of time to complete execution, the execution duration will affect
the quantity of available resources for the scheduling of new instructions in the
next step. In general it is better to schedule those instructions with the longest
execution duration first as the ones consuming the most resources (time).
• Alternate type: In an environment with multiple different functional units select-
ing instructions based on their being different to others scheduled in the same
time step is clearly essential to ensuring efficient resource use.
• Path length: The number of arcs between a node and the DAG’s root or the final
end associated leaf can be used in attempting to balance the execution of all
paths of a DAG.
• Registers: Again, as resource usage must be balanced, for fine grained instruc-
tion scheduling it can be advantageous to postpone an instruction that use many
registers or to promote instructions that use less.
• Length of critical path: Initiating the longest critical path the earliest has the
potential to minimise execution time.
In this work the scheduling alternatively is carried out effectively based on start
time, but in contrast to other work found it uses a reverse traversal of the new DAG.
With the above process in mind those compilers that engage in the lower level
parallelisation of single application instructions are discussed here. For research pur-
poses, SUIF [Wilson et al., 1994], Open64 [CAPSL, 2014], and LLVM [Lattner and Adve,
2004] are tool suits each centred around their own custom IRs facilitating compilation
research on multiple architectures and languages. In the same domain as the tools
listed above these are only distinguished here as within the literature they appear to
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be used primarily for this lower level approach rather than the source-to-source trans-
formers.
For production work, in addition to being capable of auto-threading through OpenMP
support, the standard gcc [GCC Wiki, 2009], IntelC/C++ [Intel, 2012c], and PGI com-
pilers [PGI, 2013] used for compiling both sequential and parallel annotated codes,
are all responsible for extracting any possible ILP opportunities (branch prediction,
speculative execution, out-of-order execution, register renaming, instruction pipelin-
ing). Further than this, depending on the users flag selection, basic loop unrolling,
and vectorisation may optionally be carried out although such may come with cau-
tions on their guaranteed correctness. These approaches, however, despite their ap-
parent low level only exploit either the most obvious forms of parallelism or rely solely
on the complex control structures in place in the complex core being targeted.
Alternatively, the domain of ’Binary re-writers’ takes in sequential binaries gen-
erated by the likes of the above and similar compilers. Using the above described
standard autoparallelising techniques these parallelise the machine code instructions
rather than the source. At this low level, where original source language is indis-
cernible, significant portability, programmability (multilingual codes are no longer
a problem), and legacy code difficulties are removed. However, while recent works
[Kotha et al., 2010; Pradelle et al., 2012] have made advances in tackling the genre’s
traditional barrier (lack of high-level symbolic information from which to infer data
structure and dependencies), re-targeting a binary to a new ISA as radically different
to the x86 and similar ISAs as a many-core is, is impractical. With minimal 1:1 map-
pings of machine instructions, the resulting binary would be enormously bloated, in-
direct and fundamentally inefficient.
None of the above, however, are targeting architectures at all representative of a
many-core. Selecting from the architectures reviewed in the previous section, the
VLIW Itanium compiler and the original RAWCC compiler(Fortran was discarded with
the redesign and move to TRIPS architecture) are the only ones to support Fortran.
While the details of the original RAW compiler are not published, and it is beyond the
scope of this work to go into a detailed review of Itaniums scheduling algorithm, the
high level tactics of such were elaborated on in explaining the hardware. It remains
only to list two broad steps taken by VLIW compilers in general. LOADS are generally
pushed to execute as early as possible on the basis that such will give them as much
time to execute as possible in the case of a cache miss. STORES are similarly pushed
to execute as late as possible, all within the constraints of greater dependencies. Once
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these stages have been arranged complete operations are bundled into groups and
scheduled as VLIW instructions.
2.3.3 Summary
Having summarised existing parallel programming models and briefly reviewed the
current state of autoparallelising software stacks, it is evident that there is minimal
work being done on this thesis’ specific domain. This is not surprising given the mu-
tual development path that must be followed and the novelty present in creating a
many-core architecture-compiler system that exploits static parallelism. It is also ev-
ident that current traditional parallel programming models are unsuitable for han-
dling many-core granularities of parallelism.
None of the currently used parallel programming models meet the requirements
for many-core entirely. Nevertheless, the manner in which GPGPU programming
models are integrating with the more traditional shared and distributed cluster mod-
els, agrees with the earlier proposal that a similar avenue would be appropriate if
many-core architectures were to be adopted as cluster nodes or node cores.
The development of a number of distinctly different implicitly parallel program-
ming models and their middle ground approach also lends weight to the proposed
tactic of using autoparallelisation in targeting the many-core architecture, but not
the complete cluster system. The authors of these works recognised that in many
low-level cases a parallel guiding but sequential development environment combined
with appropriate automation can achieve more than manual efforts.
While autoparallelisation in the only directly relevant context of VLIW and Itanium
architectures has not seen distinct success historically, a great deal of new work is be-
ing done using the same compiler development environments as the GPGPU mod-
els use (most notably LLVM/CLANG). This shows the basic infrastructure and meth-
ods for such are already known. The complexity and hardware specific nature of the
GPGPU model also adds weight to the proposed hypothesis that the granularity of
parallelism required for many-core architectures to succeed may only be achievable
through automation that allows code development using a sequential model. The
GPGPUs only achieve this level through a complex programming model and an av-
eraging of control that costs either application domain range or performance. Use
of the GPGPU model has also emphasised the apparent need for optimisations even
on only subtly differing hardware platforms. This stands in opposition to the goal
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of portability, although this work is not proposing that one autoparallelising com-
piler could solve this issue either and instead has taken this and other indicators to
mean such multi-faceted portability will require a combination of multiple tactics.
In presenting the ideal requirements for a many-core programming model, however,
how autoparallelisation would facilitate providing each was argued showing exten-
sive but not complete coverage of all points. Later chapters will elaborate on how
the APPRASE-Fynbos system practically attempts to meet these ideals, along with ac-
knowledging where it fails to do so and how it is positioned to let other infrastructures
implement the rest.
Together with the already discussed reasons to support legacy code and autoparal-
lelisation’s potential capacity to do so, these factors indicate that despite its challenges
an automated parallelising compiler offers many advantages the above models can-
not contribute. This argument is made, however, while still also conceding the need
for new many-core appropriate algorithms, regardless of how programming them is
approached. Delite’s use of DSLs in particular confirms this by indicating that others
also see the expected need for new algorithms. Their work illustrates at least one other
approach to the current revolution. Their approach is very different to that being ex-
plored in this work and is most applicable to new rather than legacy applications.
This confirms that regardless of the advantages noted here autoparallelisation alone
will not be a sufficient solution.
2.4 Summary and Conclusions
In summary therefore. There are many avenues of research needed to truly circum-
vent the walls facing an industry aiming to reach exa-scale computing. These chal-
lenges exist right through the entire chain from fabrication techniques and low level
software control of such, through higher level hardware architectural models, to pro-
gramming models and fundamental algorithm design to match the complete chain.
In Chapter 1 a definition of a many-core architecture was given based on the many-
core hypothesis proposing papers. In the above a wide range of architectures have
been reviewed, their only point of commonality being that they have something rel-
evant to contribute to a discussion of exactly how a many-core architecture might
be implemented/ Finally what the requirements of a many-core programming model
are and how currently available models and autoparallelising tool sets compare to this
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was discussed. Taking into account both the described definition, this thesis’ hypoth-
esis, and the literature reviewed therefore the following proposes what implementa-
tion strategies appear worth pursuing.
• The inherent trade-off between parallelism and latency offers a significant bar-
rier to the many-core hypothesis, greater parallelism means data and control
need to cover greater distances. Yet scalability underpins the many-core hypoth-
esis.
– As regards memory infrastructure, based on the literature reviewed the only
application independent means of achieving extensive scalability it appears
is with a distributed memory structure. Such a system comes with system
control and data movement complexities addressed below, but also means
the locality of data in space and time is as important if not more so than
in any other architecture. Further this memory must be implemented in
a manner that is not constrained to exploiting specific application domain
characteristics.
– As regards execution control and correct memory access ordering, scala-
bility can only be achieved through operational models that exhibit decen-
tralised control (dataflow operation, distributed instructions, asynchronous
operation, or SIMD operation for instance). Any largely hardware based
control mechanism will reduce scalability. However, of the works reviewed
dataflow was too restrictive a control model for scaling and wide spread
application domain applicability, streaming was too reliant on application
domain specific exploits, and MPPA was too reliant on full CPU control ca-
pacity which places a greater burden on the programmer and more hard-
ware is consumed in control (counter to the many-core hypothesis). An
alternative approach is needed.
– As regards data movement, in streaming architectures the problem of dis-
tance is masked by reducing data movement costs through bulk transfer
and by parallelising and pipelining these transfers with execution. Static
scheduling and a configurable or programmable interconnect can enable
the same gains in a non-streaming environment by being in a position to
pre-emptively initiate data transfers even of single words as soon as the
data is available, and pipelining and parallelising them to occur alongside
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execution too. It was seen in a number of the works reviewed that this is
possible through the support of a compile time configurable or programmable
interconnect which can further also be optimised for different application
domains. Unfortunately an optimal similar interconnect strategy has not
emerged clearly from the literature reviewed, primarily due to how closely
linked it is to the remaining design choices.
• Static scheduling is able to address, facilitate and effectively match the imple-
mentation of all of the above points deriving from a distributed memory sys-
tem (data locality, operational control, configurable interconnect). It will, how-
ever, cost performance when targeting a wide range of applications unless suffi-
cient mitigating mechanisms that are primarily software and not hardware de-
pendant are implemented. The literature suggests that the use of predication,
branch prediction, and speculation in ways that exploit the advantages of the
architecture (lower clock speeds with shorter pipelines, distributed memories,
and an abundance of PEs), can succeed at this.
• Considering that the degree of parallelism required in codes running on a many-
core is beyond the capabilities of manual coding in any case, the literature sug-
gests that ideally, to ensure portability and adoption by industry, a sequential
development environment should be used in combination with an autoparal-
leliser. Fundamentally this means both new programming models and new al-
gorithms adapted to the new architectures are necessary. In order for any such
changes to be adopted they will need to be introduced in a manner that facili-
tates porting of older codes, and exploits and expands rather than replaces ex-
isting expertise.
– At the many-core autoparallelising level the literature also showed the ad-
vantages of exposing the entire code (to be issued on the many-core) to the
paralleliser such that in an environment of such abundant parallelism it
can detect and exploit all opportunities (even where this involves execut-
ing final administrative tasks say at the beginning of an application where
possible alongside initialisation serial tasks). While this work will be intro-
ducing one such autoparallelising approach to meet this need, a further
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motivation to consider this approach viable more broadly is that the soft-
ware infrastructure for alternative investigative projects is already well es-
tablished.
– Given the view put forward in Chapter 1, that many-core-like architectures
would fit best into clusters as node processors. It is apparent that code
development and execution at higher levels than these many-core nodes
should continue to be carried out using existing system appropriate par-
allelisation models and infrastructure, including manual parallelisation of
codes on a macro level. Such an approach will be highly advantageous in
achieving performance, industry adoption, and code ports of legacy appli-
cations.
– Similarly, the adopted interconnect will need to equate to very high band-
width memory access and off-chip IO, and will ideally further enable easy
multi-chip integration. While bulk transfer to and from a system is an effi-
cient approach it requires an application be segmented into units for which
the complete data set can be passed to the processor. This has been seen to
work provided the blocks are large enough to be efficient. The alternative
is to share a cache level with a host CPU which has its own advantages but
in the instances reviewed these were not worth the performance or scaling
cost incurred.
• Given the current pursuit of and the high value placed on energy efficient com-
putation, and this work’s focus on general purpose HPC specifically, it appears
unlikely that a reconfigurable design (with the energy and programming or com-
piler complexity costs incurred by such) would be advantageous in this partic-
ular case. This is other than as an accelerator where the performance gains of
custom hardware may outweigh the energy costs of reconfigurability. A further
obvious requirement for an HPC architecture is floating point support.
• An aspect that does not appear to have been explored in the literature is that of
extensively enabling different PEs differently. This work will explore this briefly
for practical resource limitation reasons. In a similar vein fine-grained power
control, of the nature needed in a many-core, was not specifically addressed in
any of the architectures reviewed.
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• An optional point of concern lies in if a many-core architecture is implemented
using NTV technology, the two concepts being a very appropriate match for one
another. Many-core’s focus being on performance via parallelism rather than
on fast deep pipelines. If NTV operation is intended, however, an increase in
faulty transistor operation needs to be anticipated with redundancy and recov-
ery structures included in the designed.
While there is no guarantee that taking into account all of the above points will
result in a better HPC computing node, there will be sufficient novelty in the result





Based on Chapters 1 and 2, the hypothesis proposed is to explore one avenue amongst
many possibilities in the largely unexplored domain of finding a means to signifi-
cantly greater computing efficiency. Chapter 2 particularly raises far more questions
around both hardware and software than this work is going to answer. New solutions
in both are needed and while this work’s focus is on the hardware the one cannot be
developed or used in isolation from the other. As a result the investigation carried out
is into the joint APPRASE-Fynbos system. It is in response to the discussed complex-
ities and requirements of programming a many-core architecture that an autoparal-
lelising solution, and particularly one that has capacity to address legacy codes, is
seen to be highly advantageous and therefore worth this investigation.
While ideally an architecture and compiler will be developed alongside one an-
other, APPRASE has a history dating much further back than Fynbos to the 1960’s.
The one advantage of this, however, is that its techniques have already been shown
to be effective. This chapter therefore serves to firstly provide context by describing
the origins of the APPRASE pipeline so as to justify its use, and secondly to detail the
pipeline as it now exists adapted to Fynbos and Fynbos to it. While the fundamen-
tal principles of the compiler stack are historical, as is inevitable it has evolved and
been further developed during the hardware architectural design and implementa-
tion phase of Fynbos. Even as it stands now further work is already required and more
would be needed if a second improved version of Fynbos were to be created, as the
conclusions will detail. To be clear the work described here is not the authors but




APPRASE has its origins in an era prior to the easy scaling of Moore’s law. The al-
gorithmic basis for it weres developed at Applied Dynamics International (ADI)1 (a
hardware-in-the-loop simulation systems company) in 1975 for a machine called the
AD-10. Use cases for the AD-10 included simulation of jet and helicopter flights, mis-
sile guidance systems, space vehicles behaviour, and a nuclear power station control
system [Peter, 1983].
The AD-10’s software stack is significant now as it made use of a programming
model similar to the more recently proposed implicitly parallel programming models.
In one of the few papers now still available discussing the AD-10, the following quoted
statement bears evidence to this while listing the AD-10’s advantages:
“...Fourth, the sequentially coordinated operation of the different proces-
sors minimizes programming difficulties inherent in parallel processing.
This sequential orientation is consistent with usual programming concepts
and avoids the very difficult task assignment and data communication
problems which characterize other parallel architectures.”[Gilbert and Howe,
1978]
Due to the relevance of this stack, the AD-10’s architecture and stated purpose are
also worth review as these will inform later discussions and analyses of results and
design. The following details on the AD-10’s architecture and functioning are taken
primarily from the above mentioned [Gilbert and Howe, 1978], along with [Howe,
2005], [Peterson, 1984] (reporting a users experiences in using the machine), and fi-
nally from crucial conversations with one of the compiler writers for the machine and
co-supervisor in this work, J. Collins.
At a high level, the AD-10 was a 16-bit word, fixed-point multiprocessor consisting
of five different base functional processor modules on a shared bus. Each processor
used an independent program counter and program memory, but all ran on the same
10MHz clock and execution of a simulation was carried out with all processors oper-
ating simultaneously.
The implementation of the system in five different functional processors served
two purposes. Firstly it allowed for each to be designed solely for its function, greatly




modules are run simultaneously a level of parallelism is provided along with the abil-
ity to pipeline activities to further improve on performance.
Programming the AD-10 involved making calls to a library of macro-files contain-
ing optimised assembly routines which made use of the pipelining and parallelism
inherent in the AD-10. A language, MPS10, was developed to abstract the program-
ming environment away from assembly language.
In MPS10 the programmer was required to divide the application into operational
categories, a set of which constituted an applications program. Amongst others these
included summation, numerical integration, function generation, coordinate trans-
formation, vector cross product, addition, and multiplication. The program would
be stored in the AD-10’s data memory module, but the instructions within a partic-
ular operational category would be stored in the program memory of the functional
processor that was to execute them.
In a manner similar to streaming processors during execution one set of opera-
tions was called to run at a time but its operations were applied to as many variables
as possible so as to amortise the execution overheads of initiation. Dealing with a
stream of values each functional processor was internally pipelined. Depending on
the category, multiple functional processors might be further pipelined together. To
provide a means of optimally finding the largest group of independent similar opera-
tions to run together a utility named DAREA was developed.
3.2.0.1 DAREA
DAREA parsed the MPS10 source code building a DAG in the form of a table of all vari-
ables referenced to the equation (if any) which produced it. With the dependencies
represented as such, DAREA uses an adaptation of a scheduling approach proposed
in [Kuck et al., 1981] to group operations for the optimal execution sequence and data
area assignments.
The scheduling algorithm used was described by then ADI employed J. Collins in a
paper [Collins, 1986] submitted for publication to P.A.R.L.E 1986. It was rejected, how-
ever, on the basis that it would not work. It did, however, and was used to pack the
AD-10’s data memory module far more efficiently than a human as evidenced in [Pe-
terson, 1984]. In this case study of a jet engine simulation by General Electric, DAREA
achieved 2.4X improvement in processing frame rate (performance improvement),
and a saving of 30% on the use of data areas.
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As discussed parallelising code requires a number of stages, here the scheduling
algorithm specifically is summarised in Figure 3.1, and the following explanation.
To begin a topological sort of the DAG is done assigning every statement to an
execution level as follows. Parsing the table all constants and state variables (results
of integration) are marked and assigned to level 0. There after an iterative process is
carried out of parsing the table for all statements with already marked input variables
and assigning such to the next level.
The above sorting schedules statements for execution as soon as their inputs exist
and results in the fewest number of execution levels possible, in this case five versus
the original sequential ten. But this assumes no limits on the number of parallel exe-
cution units which is unrealistic. Figure 3.1 assumes a 2-way parallel machine mean-
ing levels 0 and 2 must lose an instruction to one of the later levels, conveniently there
are two remaining open slots meaning the program length remains the same. In the
same way whether a wider or narrower parallel machine is better or worse (taking into
account both execution time and logic and power costs) becomes a point of discus-
sion in Chapter 5 where the joint system is analysed. Often allowing one level to be
significantly wider allows many more to be moderately wider and the program length
to be shortened, but this comes at the cost of many empty slots and therefore an ap-
parently inefficient execution. This is a problem that has troubled all wide parallel
processing machines, proposals for how APPRASE-Fynbos could address it efficiently
are made later but not implemented.
While this example is relatively trivial the domain of scheduling research offers
many different approaches that might be taken in determining how to fit the sort to
the 2-way hardware. DAREA uses a method that begins at the highest or last execution
level, selecting what operations will be carried out in the final level first, and contin-
uing to schedule each level in reverse order. While doing so it is also continuously
looking through the lower (earlier) levels for instructions which may be promoted to
a higher (later) level. This is possible as while the topological sort will place a variable
(statement) that is only dependant on variables in the level immediately prior (n-1), it
may only be needed at level n+5. To keep track of such ranges after every promotion
DAREA makes use of a heuristic termed the float of a variable which gives the range of
levels to which each could be assigned. In cases where there are a number of variables
that could be promoted DAREA will select the one with the most parents (inputs) so
as to free up as much space as possible in the earlier levels.
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Figure 3.1 – Reverse scheduling algorithm demonstration given a 2-way execution
pipeline. Values below the dashed dividing line have been scheduled.
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The above methodology is based on the consideration that often programs begin
with many inputs, and funnel down to less outputs. If an instruction can be pro-
moted (it’s execution delayed), then its dependencies can be delayed, creating more
space and flexibility in earlier execution levels, and arriving at a more efficient (fewer
more densely packed) execution levels. As an example, in Figure 3.1 (c), w must be
scheduled in level 4, and based on their float ranges, u should be scheduled alongside
it. Because the variables u depends on (s & c) are also already needed earlier none of
the remaining float ranges change in this step. In the following iteration (Figure 3.1
(d)), however, with level 3 scheduled, due to the promotion of y the float range of x
is updated such that it can now be scheduled in level 2 (shown in Figure 3.1 (e)). The
process continues until level 0 is scheduled. By scheduling instructions in this reverse
order the search space for the next instruction to be scheduled is greatly narrowed
(there is no backtracking) making it easier and computationally less expensive to ap-
ply other constrains such as operator latency (used in Fynbos), memory latency, or
register requirements.
3.3 APPRASE
While the subject of code optimisation and autoparallelisation has been long investi-
gated currently there is more focus on C and other more modern languages. Section
2.3 detailed the relevant works on this subject showing that there appears to be no
other similar published work on trying to autoparallelise Fortran at a many-core gran-
ularity. Further while not exhaustive of the tool suites and approaches most relevant
and therefore reviewed none appeared to make use of a similar scheduling algorithm.
The above background explains where APPRASE comes from and the type of ma-
chine and applications its original forms were used on. It was first published as AP-
PRASE (Automated Pipeline for the Parallelisation of RAndom Scalar Expressions) in
brief in [Collins John, 2008]. Adapting the pipeline for current sequential Fortran and
Fynbos has involved the use of a commercial Fortran analysis tool developed by J.
Collins, WinFPT.1 Algorithm 1, gives a shortened version of the stages this tool takes





Algorithm 1: The primary software stages of the APPRASE pipeline
1 Optimisations.
2 Separation of lives.
3 Decomposition into triplets.
4 Conversion to Fynbos notation.
5 Scheduling by DAREA.
6 Execution in a simulator or packing for execution on the Fynbos hardware.
Beginning with stage one optimisations, in general these are common tactics used
in many other tool chains such as loop unrolling, code in lining, and function check-
ing in preparation for mapping to the hardware. In stage two the code is converted
into a form which removes many dependencies (analogous to the commonly used
SSA form discussed earlier in Section 2.3). The transformation models a variable’s pe-
riod of use as a life. For every life of each variable identified the variable is renamed
with a unique identifier making a new variable with a single life only. The rules for life
identification are [Farrimond and Collins, 2007];
1. Every variable life starts with an initial state or with an assignment, and ends
with a new assignment or the end of a scope (its use).
2. Every right-hand-side use is checked. Two assignments or the initial state belong
to the same life if they may both reach the same right-hand-side use.
Both SSA form and life analysis make use of control flow graphs and remove all
WAW and WAR dependencies enabling greater parallelism. SSA form differs subtly,
however, in that every time a variable is assigned it is always given a new name, while
life analysis examines a variable’s future to determine which assignments lead to the
same right hand side use point. In SSA form therefore, for every use of an original
variable on the right hand side, a decision function (phi) must be inserted to decide
which of the previously assigned values will be used. With the use of lives, two assign-
ments may constitute the same life if both can reach the same right-hand-side use. As
the same life is under consideration, no decision function is needed. This is perhaps
most clearly shown with the example in code Listing 3.1.
Continuing at stage 3 of Algorithm 1, with loops unrolled, functions in-lined, and
dependencies optimised, the code is decomposed into the target granularity of in-
structions to be parallelised. Termed triplets, the code is represented in expressions




X = 5 becomes X1 = 5 ( 1 )
ELSE
X = 4 becomes X2 = 4 ( 2 )
ENDIF
Z = X becomes X3 = PHI ( X1 , X2 ) ( 3 )
Z3 = X3
Listing 3.1 – SSA form vs Life analysis example. SSA form will adopt all the shown trans-
formations but in this code segment X will only have one life and therefore one name as
both assignments reach the same right hand side use.
Up until this point the code remains syntactically correct Fortran and may therefore
be re-run for the purposes of verifying functionality post-transformation. Stage 4 in-
volves converting the code into an IR that DAREA (used in stage 5) will be able to
interpret. In stage 5, DAREA schedules the code according to the reverse algorithm
described earlier and produces an xml representation which may be passed to both,
a representative Fynbos simulator for debugging and testing purposes (created by a
third collaborator, B. Farrimond), and to a compiler script responsible for generating
a Fynbos load stream.
3.3.1 Matching APPRASE to Fynbos
Fynbos was designed to match the pre-existing APPRASE, and given the above pipeline
various features were dictated to the hardware. Most of these will be detailed in Chap-
ter 4’s architecture description, but some reverse influences of the hardware on soft-
ware were also made as trade-offs and mitigations.
In part due to the limitations of APPRASE and in part a decision in pursuit of sim-
ple hardware, but one of the biggest impact design trade-off decisions made was to
use lock-step operation to synchronise all PEs. On an operational and performance
level lock-step simplifies the hardware and software control required but comes at
a performance cost. In theory significant performance compensating measures are
possible and can be added in software but limited development time on the devel-
oper’s part has meant they have not yet been implemented. Therefore, while Chapter
4 will discuss the positive and negative implications of lock-step on the hardware and
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Algorithm 2: Stages of processing taken in autoparallelising Fortran with AP-
PRASE.
• A list of the transformations made by WinFPT, these are enacted strictly in the following
order:
i. All intrinsic functions and subroutines are checked against a list of available Fynbos
hardware supported operators. Those supported in Fynbos (for instances ADD,
MUL, ABS,...) are left in place. Any operator not supported is declared EXTERNAL
thereby turning them into function and subroutine calls for which a code routine
needs to be supplied.
ii. All sub-programs are expanded in-line. The process begins with the most deeply
nested but runs to completion making the order irrelevant. As a side effect the
process moves values into COMMON blocks on the way, but this ultimately
unimportant as in the end there is only one remaining scope as once complete all
variables are local to the main program.
iii. All DO loops are unrolled. In the case of nested loops, unrolling begins with the
outer loop in order to catch any inner loop bounds that may depend on the value of
an outer loop index.
iv. All other control constructs are replaced by constructs of the form: IF <logical
expression> GOTO label.
v. Scalarisation: All array elements are replaced by scalar variables.
vi. Separation of lives: All variable lives are identified and each separate life of each
variable is renamed to create a unique variable. The rules for life identification are
again:
(a) Every variable life begins with an initial state or with an assignment, and ends
with a new assignment or the end of a scope (its use).
(b) Every right-hand-side use is checked. Two assignments or the initial state
belong to the same life if they may both reach the same right-hand-side use.
vii. All expressions are decomposed into multiple statements termed triplets and in the
forms of;
(a) a = b < operator > c, or a =< operator > b
(b) In the case of a control operation this is extended to the formats:
IF (a)GOTO label, or IF (.NOT.a)GOTO label
viii. At this point, WinFPT regenerates the codes as modified Fortran which may be run
to confirm that the behaviour is unchanged.
ix. The f2hydra plugin to WinFPT then converts the code to Fynbos notation for
submission to drxh (DAREA).
• Some order dependencies of the transforms:
1. Classification of intrinsics must take place before in-line expansion because the
sub-programs for the intrinsics are themselves expanded in-line.
2. Scalarisation must take place after loop unrolling so that the array indices have
literal values.
3. Identification of lives must take place after in-line expansion, loop unrolling and
scalarisation because of the variable name transformations this causes.




the potential improvements that are possible with software changes, the negative im-
pacts are discussed here.
With all PEs operating according to the same schedule and clock any operation
that takes significantly longer than the average will keep all other PEs waiting. In Fyn-
bos and due to the nature of the operation division is the operator with the longest
latency (~9 cycles versus an average of 3 in Fynbos) with anywhere between 9 and 60
cycles [Kwon and Draper, 2009] for the same reported in other processors. A mea-
sure of mitigation already enacted by APPRASE is to simply promote the scheduling
of multiple division operations to a common level. Once one division operation is
scheduled into a level DAREA values scheduling more division operations in the same
level higher than alternative operations. Across a wide execution width architecture,
however, there will inevitably still be some efficiency loss but the results presented in
Chapter 5 will show this feature makes a significant difference in performance met-
rics.
Another factor of consideration in examining operators like division, is that of
hardware complexity, the longer latency being indicative of more complex processing,
more registers, and longer logic chains. Division and its compatriot square root have
traditionally been sidelined as infrequent enough to not warrant significant research,
and tests show this to be on average true in the majority of SPEC benchmarks for in-
stance, the exception being spice2g6 (a circuit simulation code) [Kwon and Draper,
2009]. They are, however, more prevalent in CAD packages and 3D graphics render-
ing, two applications which are increasingly becoming users of HPC hardware. Both
operations are costly in die area requiring varying collections of multiplication, ad-
dition, shifting and other such units. In line with the move to simple hardware and
this partial assumption of infrequent use, not all PEs in Fynbos therefore support di-
vision, while the equally resource intensive square root is implemented instead as a
software routine of Heron’s method. Both adaptations require software handling and
serve primarily as test case prototypes for future work.
Not offering division capabilities in every PE in Fynbos adds to APPRASE’s task of
now not only scheduling as many divisions in parallel as possible but of also ensur-
ing the operations are scheduled to a capable PE and that the operands reach that PE
timeously. While a needed means of conserving hardware given the available plat-
form constrictions (detailed later in Chapter 4), this also serves as a test platform for
software handling heterogeneity in the PEs.
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Handling of the square root subroutine is covered by Algorithm 2 step (i), the first
step carried out in the APPRASE pipeline which involves checking for operations not
supported in hardware and marking them as EXTERNAL (requiring a subroutine im-
plementation). Given the same pursuit of reduced hardware complexity, it would be
advantageous if complex operators could themselves be parallelised exploiting the
abundance of parallelism a many core offers. While Heron’s method is fundamentally
serial (see Appendix A.1.3.1 for a literature review showing this to be the case for di-
vision and square root), other complex operators such as transcendentals are not. As
a software test case therefore, Heron’s method involves a series of dependant division
operations. Therefore even while sequential by breaking an operation down into sub-
steps it becomes possible to schedule these sub-steps in parallel with other unrelated
operations.
Traditionally transcendental functions are also handled by specialised and expen-
sive hardware modules due to their performance advantage over software alterna-
tives. GPGPUs are one example of such where their special function units are more
sparsely represented than the general purpose ALUs. The many-core architecture,
however, may perhaps be able to switch the balance to be in favour of an appro-
priately parallel software implementations and APPRASE’s capability to do such has
been prototyped first using square root as a demonstrator. Again software developer
time limits mean parallel software Taylor series approximations for instance have un-
fortunately not been developed and tested.
As a comparison to these techniques, confronting both the hardware cost and la-
tency problems division and square root bring and as a representative VLIW architec-
ture sharing the parallel trait with many-cores, Itanium adopted a tangentially similar
two part approach. In hardware a reciprocal estimator is used which leaves the soft-
ware to refine such to sufficient accuracy[Greer et al., 2002]. In the context of a VLIW,
and further one containing two fully pipelined FMA modules, this approach provided
three distinct advantages. Firstly, with latency directly linked to software controlled
precision, there exists flexibility to lower latencies where less than standard precision
values are sufficient, this theoretically could also be added to APPRASE. Secondly, the
multi-operation iterative nature of such refinement means compilation opportuni-
ties existed for scheduling other independent instructions alongside those involved in
carrying out a software implemented operation. While the deep pipelines in a VLIW
open up greater scope for such than in Fynbos this is what using Heron’s method on
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Fynbos has attempted to accomplish even while the complete function is fundamen-
tally serial. Finally, with the deep pipeline facilitating high throughput for consecutive
operations, the software refinement and simpler hardware at reduced performance
option (relative to a full hardware expensive but high performance operator) is more
appealing as it frees up die area for more beneficial work. Such deep pipelines are not
possible in Fynbos and the current design fails to advantage or make possible feed-
ing results directly back into the ALU. Again hardware proposals are made later that
would change the evaluation of this conclusion. Therefore while very appropriate for
the deeply pipelined VLIW, only a portion of similar techniques are appropriate for
the lock-step and much wider many-core being proposed by this work.
As indicated all further adjustments to APPRASE specific to matching it to Fynbos
will be detailed in Chapter 4 where the hardware component description will motivate
for these changes.
3.4 Host software
At the conclusion of the APPRASE pipeline an xml file is produced representing the
scheduled application as targeted at a specific configuration of Fynbos. To complete
the software process and execute an application in the hardware there remains the
relatively trivial steps of compiling and loading the program. The low level details
of these steps would require a full description of the hardware and while non-trivial
sections they are neither innovative nor significant contributors and so are simply
covered briefly here.
3.4.1 Fynbos Compiler (xml converter)
As this work is based entirely on static scheduling the xml file created includes direc-
tions of the exact placement (by PE and memory location) of each instruction and
data word. Included in this is also an ordering of instructions and a record of the con-
figuration of the Fynbos that was targeted during scheduling. To execute the program
on Fynbos, a load file is created using the xml file as an input. This load file is the bi-
nary executable equivalent for Fynbos but given Fynbos’s location as a co-processor
and the interface involved (10Gbe) it is really a list of UDP packets ready for transmis-
sion by a further script. These packets contain the commands Fynbos needs to load
a program, execute it, and finally return the results to a host if required. Stand alone
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<row id ="16" >
. . .
< t i l e id =" 6">
. . .
< s t r i p id =" 2">
<operator id ="MUL_R4" output ="R2_2_7 " input_0 ="RTEMP_171" input_1
=" S2_3_LF11 " i n p u t _ s t r i p _ 0 ="2" i n p u t _ s t r i p _ 1 ="4" value
=0.149600000000000 0E+12"/ >
<export export_symbol_0 ="RTEMP_307" export_symbol_1 =" S2_3_LF19 "
export_row_0 ="14" export_row_1 ="11"/ >
<import import_symbol ="R2_4_6 " s o u r c e _ t i l e =" 1" destination_row
="44"/ >
</ s t r i p >
. . .
< t i l e >
. . .
<row>
Listing 3.2 – Small sample section from a xml file output of APPRASE pipeline.
commands may be sent to Fynbos outside of this file, it simply makes execution easier
and automates the generation of such commands.
As an example Listing 3.2 shows a multiply operation to be located in Tile6, Strip2,
instruction memory addresses 16 as it would be represented in the xml output of AP-
PRASE. The basic functional operation of the contents of this listing are summarised
as:
R2_2_7 = RTEMP_171 ∗ S2_3LF11
Based on Listing 3.2, operand RTEMP_171 is to be sourced from the local data
memory, address 14 ( input_strip_0 = ”2”, export_row_0 = ”14”). While the sec-
ond will be fetched from within Strip4 within the same tile (input_strip_1 = ”4”),
and imported to this operation. The operation’s result will be stored locally in data
memory address 16 by default, while the result of whatever operation takes place in
Strip1 will also be imported and stored in this Strip2’s local data memory at address
44 (import_symbol = ”R2_4_6”, source_tile = ”1”destination_row = ”44”). The list-
ing further indicates that on initialisation, Tile6, Strip2, data memory address 16, will
be loaded with value 149.6e12 (value = 0.1496000000000000E + 12”).
Creating a load file from the above requires extracting the above information, form-
ing Fynbos instructions from the information therein, converting the decimal data
values given into IEEE754 FP representation, and formatting both into a hex repre-
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sentation that is suitable for transmission over a 10Gbe UDP interface and into a 64b
wide FIFO on a remotely hosted FPGA board. Having generated such a second script
orders and packs the instruction and data words into the single load file, inserting
the required host commands as appropriate (LOAD_DATA, LOAD_INSTRUCTIONS,
RUN, OFF_LOAD explained in the following section).1
3.4.2 Communication
As indicated the primary means of communication with Fynbos is via a 10Gbe con-
nection between a host server and a FPGA board. To create the interface within the
FPGA one of the 16 hard-block GTP Gb transceivers is overlaid with a pay-for Xil-
inx supplied link-layer. A UDP transport layer created on top of this in conjunction
with a software stack running on a neighbouring PowerPC core hosted on the same
board were both supplied with the board. While an unreliable protocol such as UDP is
not appropriate for Fynbos functionality (a consequence of available resources rather
than choice), given the physical length, direct nature, and operating environment of
the connection there have been no problems even with no additional packet valida-
tion hardware. Given the trade-offs involved this is considered acceptable for a pro-
totype but in any real world service the particular FPGA board, remote co-processor
model, UDP, and even 10Gbe interface would not be selected for use.
The structure of the load file is a consequence of this interface, the first word to
be transmitted is a command to Fynbos that it should prepare to receive and load
data or instructions. Whether data or instructions are loaded first is inconsequential
but the commands are distinct. To avoid overflowing the receive buffer within the
FPGA, the host will always wait for a request for more before transmitting a packet,
but it does not expect any acknowledgement. Once loaded with a program’s data and
instructions a command to execute is delivered.
On completion notification is sent to the host which may or may not then need to
request results be off loaded. To conserve on-board memory resources and improve
operating efficiency data results may be transmitted back to the host during execu-
tion. The host must therefore be listening for such.2 Alternatively a further command
can initiate a process of reading out the contents of data memories for transmission
1The Python scripts and functions for carrying out these processes can be found in the attached
software as indexed in Appendix B.
2In order to avoid receive buffer overflows on the host server’s part, the default buffer size (in
Linux: /proc/sys/net/core/rmem_default) may need to be increased. (in Linux set to /proc/sys/net/-
core/rmem_max)
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back to the host once execution is complete. In summary a load file initiates the fol-





iv. Off load data from specified memories (optional)
Depending on the program and Fynbos configuration targeted, significant pro-
portions of the instruction packets transmitted could be filled with NOPs. This is an
inefficiency which in a reconfigurable environment might be counteracted. The bit-
stream might be compiled to pre-fill the BRAMS with true NOP instructions. But this
becomes impractical once programs are of such a size as to require multiple load-
execute cycles (inevitable), as intermediate results would then have to be off-loaded
and re-loaded in order to allow a re-flashing of the FPGA, or it may simply prove that
an ASIC is more appropriate in any case.
3.5 Summary and Conclusions
To conclude therefore the AD-10 made use of the simplifications possible in using
distributed computing to ensure scalability. To overcome the overhead of configuring
the distributed system streaming and pipelined operation were used. These required
dependence analysis and operation isolation similar to that done in parallelising an
application. The programming model used, however, of calling functional modules
sequentially, retains the ease of sequential programming and leaves the dependence
analysis and data optimisations to a scheduler DAREA.
This approach is analogous to modern implicitly parallel programming models
where the base sequential programming model is retained as far as possible. In the
case of APPRASE, however, parallelisation is solely dependant on the compiler leaving
only appropriately parallelisable algorithm selection to the programmer.
In addition to traditional optimisations and a SA form-like IR DAREA makes use
of a reverse scheduling algorithm. This schedules the final instructions first and iter-
atively seeks to schedule instructions as late as possible, thus gaining as long a period
1The scripts required to transmit and receive packets are indexed in Appendix B.
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as possible to schedule the instructions that generate the values they are dependant
on. To the best of our knowledge this particular approach is novel. However, as was
acknowledged earlier the algorithm is not the primary contribution of this work and
so a fully extensive literature review of this aspect was not carried out.
Comparing APPRASE on a high-level to the other parallelising tools. While the AP-
PRASE pipeline also contains steps that are source-to-source transformations a much
lower level of parallelism than those reviewed targeted is the final output. For in-
stance comparing APPRASE to Polaris/Cetus briefly. All three use array privatisation
Tu and Padua [1994] where distinct instances of array elements may be allocated to
a thread’s private storage so as to prevent memory related dependence. But where
Cetus and Polaris have done so by breaking the arrays into sections, APPRASE com-
pletely scalarises arrays into distinct elements. This has the implication that APPRASE
tracks dependencies on a per element basis and in consequence a finer-granularity of
parallelism is possible, but APPRASE will also eventually be overwhelmed by the size
of some arrays. Or while Cetus does do sub-program dependency analysis it analyses
them in isolation. In contrast APPRASE in-lines sub-programs such that their depen-
dencies and operations will be included in the main programs dependency analysis.
Examining the compilers for some of the architectures reviewed, where others
looked for parallelism within sub blocks (hyperblocks) of code APPRASE searches
across the entire code (as do binary writers). It is able to do so as it can assume the
complete program and data set is available to it. While this is another significant ad-
vantage of not employing a cache, once programs too large to fit within Fynbos are
targeted sub-block partitioning of the code will also be needed. In this case, however,
it is not needed to guarantee independence or order of flow (as the above examples
do). As such it will be possible to break an application up into such sub blocks after
parallelisation thereby minimising the lost opportunities.
To gain further performance the AD10 included application specific variable rep-
resentation and compensating arithmetic to increase clock speeds. The APPRASE-
Fynbos system currently offers only FP numerical representations, although theoret-
ically a similar optimisation could be added if Fynbos remains reconfigurable.
Adapting APPRASE to Fynbos and vice versa, and considering the idealised goals
for a many-core programming model set out earlier.
• How a many-core programming model interacts with memory depends on the
hardware model adopted In this case memory is predominantly controlled through
108
3.5 Summary and Conclusions
complete foreknowledge of all data movement, APPRASE exploits the adopted
distributed memory system in ways that are only possible given the scale and
granularity involved in a single-chip many-core. The practicalities of such will
be explained alongside the supporting hardware later but communication is
overlaid to execute primarily in parallel with operations. No cache and fore-
knowledge of all latencies is exploited for performance and parallelism, scaling
and capacity to feed data to so many ALUs is catered for, exploits such as du-
plication of values to increase performance are used wherever advantageous.
As with any static scheduling approach dynamic events are a potential source
of poor performance. Chapter 4 will examine other hardware mitigations and
branching capacity but APPRASE is significantly aided, relative to the Itanium
compiler, by a lack of cache and therefore complete foreknowledge of the la-
tency of every operation and step.
• Based on lower frequency of use complex operations are catered for in Fynbos
via heterogeneity in sparse hardware modules or overloading of function calls
with parallel software implementations. As with VLIW architectures the goal is
to parallelise sub-steps in a complex operation, at least with other independent
operations if not within the operator itself. Contrasting to all other compilers
reviewed APPRASE is targeting an architecture with a very reduced set of intrin-
sics, meaning far more operators need to be implemented in software. Given
the goal of PE abundance this is potentially advantageous as it affords the op-
portunity to parallelise sub-steps of such software operators with other opera-
tions. The compiler capacity for such has been developed and tested with an
overloading of square root but no further operators have been created.
• A lock-step control model is used to keep the hardware simple but this means
APPRASE must take steps to ensure equally long latency operations are sched-
uled along side one another as far as possible. Given the logic constraints of the
hardware development environment, division capacity is also constrained for
which APPRASE must further compensate.
• APPRASE assumes higher level infrastructure management exists governing where
its operation fits within a multi-level concurrency hierarchy. It has been pro-
posed that APPRASE be integrated into existing models that require manual par-
allelisation on the higher cluster and node levels. Nevertheless clearly this is yet
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to be done meaning no conclusions, other than that it is an attractive concept,
can be drawn.
• APPRASE’s sequential programming model for the programmer is clearly one
of its greatest attractions. It meets both the requirement for programmability
and productive verification techniques simply because sequential coding and
debugging is already a well understood and supported domain. The multi-stage
code transformation that produces functional Fortran at intermediated stages
(baring the final few) for easy testing further enables easy debugging.
• While APPRASE is being proposed to be only as a component in a hypothesised
larger infrastructure, as a convenient result of its heritage APPRASE clearly has
the capacity to deal with a significant proportion of legacy HPC code given the
supported language is Fortran. While integrating APPRASE into such a larger
structure still needs to be done, APPRASE is providing one instance of the final
crucial step in supporting legacy Fortran code porting to many-core. Clearly
support for C and other languages, however, is still needed.
• While APPRASE is based on fine-grained control of application execution, as
noted it fails to address the need for fine-grained power management control.
This is more the result of a lack of development time and a function of the de-
velopment hardware environment, however, than any fundamental flaw in the
approach.
• While APPRASE cannot address architecture independence (its techniques are
for the most part too tied in to the Fynbos architecture), DAREA’s scheduling
process could be adapted to alternative architectures. It is, however, difficult to
imagine what relevant trade-off there would be to make it worth while having
too different architectures with the same parallelising technique. As a model
therefore the approach presented is architecture independent in that there is no
reason the DAREA scheduling algorithm could not be applied to other system.
But in the context of many-core the need to find all possible efficiency gain-
ing opportunities (in applications and hardware targets) and the desirability of
abstracting the parallelism away from the programmer, it is argued that it is a
warranted trade-off to require greater compiler development work and recom-
pilation of codes on a per target basis. As was concluded in Chapter 2 it is more
likely that a combination of automation and manual intervention will be used
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in matching compilers and code and applications to architectures in any future








The following chapter describes the Fynbos architecture in detail. In this new era of
microprocessor design in addition to performance, energy efficiency is now a second
primary driving design goal. This is one which might be achieved through a num-
ber of tactics. In many-cores and Fynbos efficiency is bought with area in the form
of as many parallel ALUs as possible. This and the era imposes a number of design
principles that differ from convention, the following is a short list of such as proposed
collectively in the recent literature.
1. Pipelining is not as useful as it was in the past : In the past pipelining bought
higher clock speeds at the cost of additional registers and control logic. While
area is cheaper than ever, in a context that is already artificially dropping clock-
ing speeds to fit within the TDP pipelining might well gain nothing while still
costing power. Further even when a maximum clock speed can be tolerated, it
will likely only exacerbate the already existing speed gap between memories and
the ALUs.
2. Logic multiplexing is no longer beneficial: Where dark silicon is an imminent
surety, computational resource sharing generally only adds control complexity
and lengthens routing lines.
3. Memory bandwidth is now more important than latency: Again with dropping
clock frequencies it becomes easier to keep the processing logic fed with data
from the slower memories. With growth in number of independent processing
threads, however, memory bandwidth requirements grow significantly.
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4. Keep growing on-chip memories: While lower latencies is no longer the motiva-
tion, large RAMs remain beneficial. Relative to other logic, on-chip caches with
a far lower switching rate are a form of dim silicon and are therefore a power
efficient use of transistors, provided the application domain can make use of
such.
5. Scalability is a requirement : If parallelism is buying performance for less power
than frequency, designs must scale to as wide as possible. Data paths, mem-
ory structures and hierarchies, and ALU capabilities should all take this into
account. A sub category to this is the need for scalable data sharing tactics
which go beyond the efficiencies possible with traditional cache coherence pro-
tocols. Depending on the application, memory multiplexing, multi-level novel
interconnects, multi-tiered caches, PE hierarchical groupings, and even soft-
ware hardware management are amongst the proposals for such.
6. It is no longer worth conserving transistors: If a use for transistors can be found
that increases performance in an energy efficient way, implement it. The mon-
etary and area price for such will no longer out weigh the value gained.
7. Data sharing costs are no longer insignificant : With multiple orders of magni-
tude increase in computational width, the power cost of sharing data between
so many ALUs is no longer insignificant. With the on-chip interconnect now
consuming a notable portion of the TDP its optimisation should be given greater
consideration than in the past.
The version of Fynbos described here attempts, but certainly does not completely
succeed, to take into account all of the above. While not succeeding in all, it does
serve to examine some of the trade-offs involved, and highlight options for further
development. Credit must be given to Nallatech1 designer Richard Chamerblain, who
prior to the authors involvement in the project, proposed the high-level Tile and Strip
structure used in the following to match APPRASE. The practical implementation and
detailed design of (instruction set, data and control paths, interfaces, control infras-




4.1.1 Development Environment Hardware
The following section outlines the infrastructure environment Fynbos has been pro-
totyped in. By definition a prototype is both; faulty in design, and a compromised rep-
resentation of even that design. Prototyping hardware on an FPGA requires a range of
compromises due to the substrate’s limitations, these need to be recognised. In some
cases, such as logic element consumption, they may be quantified and taken into ac-
count within a reasonable measure. In others, such as the I/O design implemented
here, they force a less than ideal design. In either case, the process of practical im-
plementation beyond simulation, has served to provide insights of practicality and
a place from which a hypothetical ASIC implementation might be inferred, and will
contribute to the wider industry discussions on the use of reconfigurable fabrics in
HPC and many-cores.
Figure 4.1 – Hardware development environment: A Linux server




targeted at three dif-
ferent FPGAs, each
as they became avail-
able for use. Ob-




the FPGA the bet-
ter. While this has
required redesigns,
the result is a architecture that is fully parametrised in terms of memory sizes, in-
struction width and structure, array shape and size, and homogeneity. Chapter 5 uses
this to extrapolate what parameters a version on the latest Virtex 7 FPGAs and an ASIC
might have.
Initial work targeted a Nallatech H101-PCIXE board[Nallatech, 2007] supporting a
Virtex 4 chip and notably providing a PCI-X interface. This was followed by a Xilinx
development kit supporting the much larger DSP focused SX50T Virtex 5, but with
no direct off-board access to the FPGA. Finally, the Reconfigurable Open Architecture
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Computing Hardware (ROACH)[CASPER, 2009] board, shown in Figure 4.1, support-
ing the even larger SX95T, and direct 10Gbe access, is what the following is targeted at.
Designed for real-time processing as the back-end to radio telescopes in the Square
Kilometre Array (SKA) project [SKA, 2013], the ROACH contains four 10Gbe ports con-
nect directly to the FPGA, while a single 1Gbe connection serves to communicate with
a PowerPC subsystem. 1
Running on the PowerPC is the BORPH operating system[So and Brodersen, 2006].
This is an extended Linux kernel which handles the Ethernet stacks, and most signifi-
cantly is capable of dynamically reading and writing registers on the FPGA. This sub-
system is incidental in the operation of Fynbos but advantageous in this environment
as it both handles the Ethernet stacks saving valuable FPGA resources, and provides
an additional debugging avenue. To be clear, there was never any intention to use it as
host in a host-coprocessor type configuration as seen in many similar works. With no
means of host DMA, and all I/O carried out via one of the 10Gbe connections, the sys-
tem is unrepresentative of how a many-core would likely be hosted, but is sufficient
for prototyping purposes.
Examining the SX95T, the chip comes from Xilinx’s high performance signal pro-
cessing range, supporting a large proportion of high speed I/O and DSP slices. While
the floating point units (FPUs) in Fynbos can be shaped to make use of the DSPs, the
architecture does not yet make use of the generous I/O provisions. Regarding mem-
ory, in an effort to release as much configurable logic as possible for ALU and con-
trol use, all memories are implemented in the BRAM blocks, setting the total on-chip
memory size to just over 1MB. Due to the fixed nature of the BRAMs, however, it is
seldom possible to use each BRAM in its entirety as memories must be multiples of
nine bits wide. Finally, other than the obvious limit in configurable logic, the on-chip
communication infrastructure will affect system scaling. While not a factor on the
SX95T, in later design extrapolations on larger chips the number of clock regions and
supporting logic for crossing such become limiting factors in scaling up the array size.
4.1.2 Architecture Overview
Following other architectures, in order to be scalable Fynbos is constructed in a two-
tiered array as shown in Figure 4.2. Basic PEs termed Strips, each contain a local data
memory, local instruction memory, decoder, and ALU. Grouping Strips into Tiles and
1This work has no intentional connection to the SKA project, but only uses their hardware due to its
availability to the author.
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stacking Tiles forms a row and column structured array. As the system is parametrised,
the option of matching an optimal array configuration to an application exists. Later
discussion will suggest, however, that the costs of such reconfiguration is too high rel-
ative to the performance possible on an ASIC. In such a case, the optimal compromise
configuration would need to be derived considering the impact of such on a range of
HPC applications, this is beyond the scope of this work.
Strips are very simple by design, with no pipelining, branch prediction, or ad-
vanced instruction issue, in line with the many-core hypothesis. Saving logic and
power in order to instantiate many instances of such, the compiler is instead respon-
sible for the bulk of work regarding instruction issue and data movement. Differing
with other many-cores, however, Fynbos has no cache or shared memory and has no
form of message passing. In common with some other many-cores, communication
is via direct memory to memory, or memory to ALU data paths. Consequently, with no
cache and a simple data path, all possible latencies in the system are known enabling
optimal static instruction scheduling.
With HPC applications in view, Fynbos must avoid the constraints experienced in
using GPGPUs and other SIMD-like architectures, and instead operate in a MIMD
fashion. To enable such while maintaining synchronisation, the array operates in
lockstep sharing a common instruction address that acts as a program counter (PC).
As each Strip is sourcing an instruction from a private local memory, despite sharing
a common instruction address all Strips execute a unique instruction, all of which are
executed in parallel and synchronisation with each other. This execution of the same
instruction address in parallel is referred to in the following as executing a row. The
reference being the common instruction memory location, or row in each memory
module, or the view that the array, while hierarchical, is effectively a long vector of
PEs as far as execution control is concerned.
The above use of lockstep operation ensures simplicity of control, but comes at
a performance cost in two forms primarily. Firstly, all Strips are required to wait for
which ever Strip is performing the longest operation, potentially leaving a majority
of Strips idly waiting while a few or even one complete computations. As noted in
Chapter 3, division is the most significant example of this with a much longer latency
than other operations and as also noted as a means of mitigation APPRASE aims to
schedule operations of common latency for concurrent execution. Secondly, lockstep
requires the use of universal branching. That is, no form of independent threads ex-
ists, rather either the entire array must branch to a new instruction address or not.
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This is a consequence of the compiler’s heritage in large simulation applications that
held little need for such. In a densely branched code, however, a lack of fine-grained
dynamic control will be the largest cost of static scheduling. While the majority of
loops will have been unrolled this universal branching is the only form of dynamic
control currently supported in Fynbos and will limit the degree of parallelism achiev-
able. Considering the architectures reviewed, however, two approaches are suggested
to remedy such.
• Static compilation always comes at the cost of lost dynamic opportunities. In
VLIW architectures, trace scheduling attempts to remedy the situation by us-
ing branch prediction to fill up empty slots and gaining performance when pre-
dictions were correct. The branch prediction algorithms are used to determine
what sequence of instructions are scheduled for the entire program trace. In the
case of incorrect predictions, rather than hardware roll back and clean up addi-
tional instructions for such are available in the schedule. For branches that are
difficult to predict predication is instead used, where both branches are sched-
uled to execute with the results of the incorrect one being disabled on evaluation
of the condition. Obviously if the branch is very imbalanced or if both sides are
really long then it is probably more worth while performing a real branch.
While compiler support for similar branch prediction and scheduling is com-
plex, an easier approach available to many-cores in general, may be to exploit
their characteristic abundance of PEs, and use a form of predication. If both
branches are scheduled, regardless of balance or length, greater parallelism with
the following code may be released improving performance. Once a branch’s re-
sult is known specially enabled Strips capable of predicative copy operations
(comparison dependant copies) can move the correct branch’s calculated val-
ues to pre-known locations, ready for continued code execution. While this ap-
proach incurs increased code size costs, so does trace scheduling and in this
case there is no need for any roll back support. Given fine-grained power con-
trol of Strips, however, experimentation would be needed to determine the value
of such in a performance-power trade-off.
Returning to Fynbos operation controlling the lockstep execution (and also shown in
Figure 4.2) is a central system controller which serves to coordinate three stages of
operation: LOAD (instructions and data), RUN (execute application), and OFF_LOAD
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(empty data memories). All instruction and data values are pre-placed by the com-
piler into specific memory locations during LOAD. The RUN stage therefore only re-
quires the controller to broadcast issue to all strips an instruction address (PC) and
synchronising control signals. Barring a branch operation imposing a new PC value,
execution advances sequentially on receipt of done signals from each Strip. Branch-
ing is accomplished by carrying out the same branch operation in two specially en-
abled Strips, guaranteed to be mutually exclusive in supplying a new PC value to the
controller.
On reaching the end of a program or the instruction memory results may be of-
floaded if required and a new set of instructions (and possibly data) loaded in. A fur-
ther specially enabled COPY_OUT Strip, also shown in Figure 4.2, provides a further
optional means of moving results off-chip during execution, saving on OFF_LOAD
time later, and on-chip memory during execution.
In summary therefore, Fynbos is a MIMD array architecture which relies on a fully
known data dependency graph and execution latency path in order to perform opti-
mal parallel static scheduling of all operations. The following sections examine the
finer details of trade-offs made in the design of the ALU and strip functionality, on-
chip interconnect, memory hierarchy, and system operation.
4.2 Control and Data Movement
Given the scalability and minimised control infrastructure design objectives, alterna-
tive control and data sharing mechanisms are needed for a many-core.
Scalability requires short paths, through few levels of logic, with minimal fan out,
in a replicable form. Minimised control logic, requires that some mechanism other
than complex hardware carry out the required work. These factors impacts most
strongly on the control model adopted and the design of data sharing infrastructure.
As seen in other architectures reviewed, control may be carried out by software
(either as dynamic run-time control or as static compilation and scheduling) when
coupled with a simplified control model. Such models include dataflow, streaming,
vector, or in Fynbos’ case, lockstep operation.
Addressing the need for data sharing other architectures have created various NOCs,
shared memories, and buses. Considering the target of HPC a means of all-to-all com-
munication is essential. Point-to-point interconnects that connect a PE to each of its
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neighbours offer infinite scalability at the cost of down to single cycle latencies per in-
termediate PE. All-to-all communication infrastructures and buses offer far lower la-
tencies for communications between far apart PEs, but severely limit scalability and
are subject to potential congestion. Application domain specific many-core like ar-
chitectures are able to adopt middle ground design that take advantage of aspects of
their application domain. For instance streaming processors and their exploitation
of the streaming nature of their problem sets, or dataflow architectures that exploit
the same application characteristic to avoid the need for all-to-all like communica-
tion. In the case of Fynbos a more general purpose design is clearly needed. Taking
the lead from other architectures a PE and memory hierarchy is adopted that enables
cheap fast communication within subgroups of PEs and memories (intra-Tiles), and
a higher cost (only if a copy operation is used) for communication with PEs that are
more remote (inter-Tile). Fynbos differs from these, however, in the use of simple di-
rect ALU-to-memory, memory-to-ALU connections, along with memory-to-memory
communication, without any form of shared memory units or hierarchies. Fynbos
also makes use of a form of programmable interconnect which has a precedence, but
is able to incorporate and overlay such directly into ALU instructions and does not
require dedicated instruction memory or decoding for such.
To elaborate on the purposes of this design approach a Fortran code parsed to run
on Fynbos will have been written as a sequential program assuming a shared memory
structure. Doing so avoids the programming hazards of a distributed memory struc-
ture, but on Fynbos such a code will run on hardware in which no such shared mem-
ory exists. Rather, a shared memory is in effect emulated, or the distributed memory
is hidden from the programmer, in a manner that also avoids the usual problems of
parallel execution with a shared memory structure (race conditions or deadlocks for
instance).
4.2.1 Memory Infrastructure
Traditionally the most simple approach to data sharing in a parallel machine is to
make use of shared access memories, with either hardware or software control ensur-
ing coherency. While new shared memory models are being developed, such as PGAS
discussed earlier, shared memory systems do not scale well as an increase in node
numbers causes an exponential increasing in interconnect traffic.
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Figure 4.2 – A simple overview representation of Fyn-
bos showing an arbitrarily sized array and symbolic
control and I/O infrastructure. The array is depicted
so as to show that the number of strips per tile and the
total number of tiles is configurable. I/O between the
host and array is clearly via a system controller inter-
mediate and limited to control, load, and store lines.
Concerning debugging, only the system controller is
directly accessible to the PowerPC.
As seen earlier some archi-
tectures have attempted to over-
come these limitations using
multiple small clusters of PEs
around small shared memories
with even deeper hierarchical
memory chains back to a larger
shared cache. This comes with
an infrastructure and software
burden that limits performance
and scalability in manners un-
suitable to the generic many-
core model.
Yet the many-core model
shares the challenge traditional
vector and streaming processors
have, of keeping so many ALUs
supplied with data and instruc-
tions. Traditionally vector reg-
ister files, data stream trans-
fers, and a subdivided hierarchi-
cal memory structure have sup-
plied the required bandwidth.
These techniques make use of
the predictable and foreknown
memory access patterns associ-
ated with the highly data paral-
lel application domains their ar-
chitectures best serve. Based on
such fetch and store operations may be aggregated and pipelined minimising their
latency cost. While Fynbos also makes use of data movement predictability it does
so in a manner that avoids the high cost of moving smaller quantities of data around
that these incur. As vector register files and data streams are fixed in size and shape,
they lack the flexibility sometimes required for inter-PE communication. If only one
element in a register file or data stream is required, it would be wasteful to reload the
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whole unit, generally these architectures avoid such situations through appropriate
coding, or reform the units when necessary to contain only required data.
Relative to both of these, the fully distributed memory system and address space
of local instruction and data memories in each Strip in Fynbos provides a very flat
memory hierarchy. Considering Fynbos’ static scheduling control system, however,
any cache with non-deterministic access times is both a hindrance and unneces-
sary, while this flat distributed approach potentially offers greater scalability and fine-
grained communication. For Fynbos the limit on scalability will instead either be due
to the application’s inherent limits (in which case Fynbos is non-causative) or the data
and instruction paths from the host’s main memory to each Strip’s memories. Figure
4.3 shows the instruction and data memories along with the data lines used to access
each.
The protocols for accessing such are detailed more fully in a later section but in
brief. Control, address, and a data word’s width of data lines run from the system con-
troller to every Strip. While of a limited number these lines are clearly the longest in
the system and therefore presented as the most likely scalability-limiting factor (al-
though as Chapter 5 will find FPGA resource limits are reached first in the prototype).
When loading the memories a Strip and memory register is addressed using the
address lines, triggering the relevant Strip to write the data on the 32 bit wide LOAD
lines to the appropriate location. In the case of instructions, as indicated the width
is dependant on the array size and memory depths. Therefore provision is made for
up to 64 bit wide instructions, which are loaded in two cycles via the same 32 bit data
lines.
Given this work’s attempt to position one or more Fynbos arrays as a replacement
to cluster nodes, however, the following is proposed. That either multiple maximum
size Fynbos arrays are created within a chip, or that a larger Fynbos array be divided
into multiple sections (perhaps quadrants) of which each is separately loadable but
which execute in synchronisation. In the case of the first each array would most likely
be loaded with a separate OpenMP like thread via its own I/O interface and system
controller. In the case of the second the goal would purely be to divide up the memory
loading infrastructure thereby improving scalability and reducing application setup
time as multiple load interfaces might carry out the task in parallel. Implementing
such a system, however, is beyond the scope of this work and detailed as a future
work recommendation.
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Figure 4.3 – A 3x3 Fynbos array depicting the separate instruction and data memory mod-
ules in each strip, along with the infrastructure required for the host to access them in the
LOAD and OFF_LOAD operating stages.
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The STORE line also shown in Figure 4.3 alternatively does not present the same
challenge to scalability. If off-loading of the data memories is required the STORE
lines represent a push through pipeline whereby memory addresses are triggered in
reverse order from the last Strip and address in the array, and values are passed se-
quentially through each Strip eventually exiting into the system controller and 10Gbe
core via Tile0 Strip0. Given that results may be returned to the host dynamically dur-
ing execution a more rapid off-loading infrastructure is unnecessary and this slower
but more scalable and less resource intensive approach is sufficient.
Practically on the FPGA, BRAMS add further memory related limits to scalabil-
ity due to their fixed nature which define the size, shape and quantity of memories.
Chapter 5 will later show this, rather than the LOAD paths, will be the limit encoun-
tered in this work as far as memory is concerned. Nevertheless clearly on larger FPGAs
or an ASIC the above limits would eventually be reached without the further many or
divided Fynbos approaches proposed.
FPGA BRAMs exist as 36x1024 bit arrays which may be subdivided or joined in
width (by factors of nine at the cost of complexity or more simply into 18 bit wide
units), and depth (by factors of 1024 or less depending on port usage) to form the
memory shape required. This is inherently inefficient where ECC memory is not im-
plemented or non-standard bit widths are used. While the data formats used in Fyn-
bos are either 32 bit or 64 bit (ECC is not implemented), the instruction width is de-
pendant on the array size and memory depths, which both affect the number of ad-
dressing bits required. For instance, every factor of two increase in memory depth
adds one bit to the address lines running throughout the array, and three bits to the
instruction width, as the number of bits required to address data memory is increased
by one and the instruction contains three data addresses.
Initial designs for the instruction memory on the Virtex 4, where memory resources
were severely limited, made use of all 36 bits available by intertwining instructions
across multiple memory addresses, at the cost of encoding and decoding on read and
write operations. Later instances did away with this however, as the larger FPGAs be-
came available and the need to be able to fully parametrise the design became more
apparent. As such the current implementation sees the tools infer a joining of the
minimum number of BRAMs as required to fit one instruction per memory address,
and use a 36 bit wide BRAM for the data.
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4.2.2 Data Sharing, Array Interconnectivity
Given the above memory structure. As suggested some of the architectures reviewed
earlier also approached the data sharing problem without shared memories, deter-
mining rather to have a maximum path length of the width of one PE (achieving in-
finite scalability within resource limits), or by using a form of on-chip network (lim-
ited by addressing, a different form of resource limit). In the first case the problem
of path length is completely removed but PEs are limited to exchanging data directly
with their nearest neighbours only. Communication across greater distances requires
multiple hops through the intervening PEs, at a latency cost which may or may not
be pipelined away depending on the scheduler or compiler’s abilities. Similarly the
use of an on-chip network also achieves scalability and a much higher (all-to-all in
some cases) degree of interconnectivity, also at the cost of latency, and in some cases
the potential for congestion. If programmable, a compiler may be capable of pre-
emptively sending data and thereby masking latencies. Architectures that use net-
works successfully generally also have single or groups of PEs capable of independent
execution, and often use the network as a means of synchronisation greatly enhanc-
ing their ability to handle dynamic code. In the case of Fynbos the lockstep operation
while a result of other push factors, also ensures synchronisation.
Considering that the majority of applications will not be able to scale infinitely
Fynbos does not adopt the minimalistic nearest-neighbour approach, and in seeking
simplicity of logic also avoids the NOC approach despite its advantages. Instead, as
outlined, the Tiles serve as subgroups of PEs within which all-to-all inter-Strip com-
munication is possible, and between which an all-to-all inter-Tile communication is
possible. Figure 4.4 demonstrates a subset of these connections. This middle ground
approach also plays a role in keeping the number of global signals to a minimum, as
discussed regarding loading the memories. By keeping such to a minimum routing
and resource conservation are assisted enabling greater scalability.
Examining Tile2 in Figure 4.4, OutputA_s and OutputB_s from each Strip repre-
sent copies of the operands fetched from local memory in that Strip. These are made
available to all other Strips within Tile2 as InputA_sx and InputB_sx shown. Internally
a given Strip selects operands to operate on from those loaded from its own memory
and those made available to it from the other Strip memories.
Examining Tile2, Strip0, OutputC_t is loaded with a copy of the result from Strip0’s
current ALU operation. This value is made available to every other Strip0 (column
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Figure 4.4 – A 3x3 Fynbos array providing a representation of the data sharing inter-
connect only. Inter-Tile communication lines appear for the first column of strips only,
similarly the inter-strip communication lines are shown in Tile2 only. In both cases for
clarity the remaining interconnect lines are indicated as shading otherwise. In summary,
within a Tile two data words are made available from each Strip to every other Strip within
the same Tile, between Tiles one data word is made available to every other Tile’s column
index corresponding Strip.
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Table 4.1 – Table of the bit arrangement of a Fynbos instruction word. All fields except
for opcode are subject to change in the case of a different Fynbos configuration. This
particular configuration consists of eight Tiles each containing eight Strips and as a result
all data word selection fields are three bits wide. Similarly the data address fields are 11
bits wide due to the data memory units being 2048 words deep.
Bits 47-37 (11) 36-34 (3) 33-28 (6) 27-25 (3) 24-22 (3) 21-11 (11) 10-0 (11)





















index0 in the array) in the remaining Tiles, as Strips are saving the result of an opera-
tion. Internally a Strip is therefore able to optionally select to store any result from any
other Strip of the same column index in any other Tile, as well as optionally addition-
ally selecting to store its own result. In order to save on instruction width, rather than
including a further memory address in the instruction the storage location of a Strip’s
own result is predefined to be the same as the current instruction memory row but in
the data memory module (termed the implied address). If, however, a different loca-
tion is required, a Strip can refrain from storing another Tile’s Strip’s result and store
its own at a local memory location included in the instruction (termed the specified
address).
During execution all data movement (all of the above selection and location op-
tions) are predetermined by the compiler, and the schedule encoded in the loaded
instructions. Execution of an instruction offers three opportunities all of which may
occur simultaneously. Data may be passed between strips within a tile, while operand
values (not necessarily the same as those being passed) are also registered into ALUs
for processing, and finally the result may be non-exclusively passed to another tiles
and optionally saved into a local memory.
Table 4.1 shows the instruction encoding for an 8x8 array with 2048 deep data
memories. Included are, an opcode, addresses for the two values accessed either as
local or intra-Tile operands, selector bit fields for the local operands as well as the
address specified result, and finally the address for such (the inter-Tile transferred or
local result).
Using Figure 4.5 which provides a more detailed reference for what the internals
of a Strip in an 8x8 array might look like to elaborate. On instruction decode, two
local data memory addresses fetch two values first into two multiplexers (MUX1 and
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Figure 4.5 – Schematic representation of the contents of Tile0, Strip0 in a 8x8 Fynbos
array.
[ * ] Only the instruction is registered all other inputs, decode logic, and outputs are combinatorial.
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MUX2) that also source the corresponding values fetched from each data memory
in all other Strips in the local Tile. These multiplexers feed operands into the ALU
according to selector signals (Sel0 and Sel1) in the current instruction. As such data
is shared directly between PEs without an explicit copy operation being required or
passage through memory. With this functionality the scheduler is free to either double
purpose a Strip, having it operate on data at the same times as it is fetching data for
another Strip, or to use a Strip that would otherwise have been idle to fetch and move
data.
In an analogous manner, a Strip’s local result (Q) is made available to its local
memory, and to multiplexers (MUX3) in all column index corresponding Strips in
the other Tiles. During the STORE stage of execution in each Strip two values may
be stored. The first is selected from the inter-Tile multiplexers (MUX3) additionally
sourcing the results generated in other Tiles and ultimately entering the local data
memory via din0. The second is always the local result which is optionally written to
the data memory via din1 (under control of the combinatorial decoder). The sched-
uler may therefore again optionally double purpose a Strip to both import another
data value or operation result for future use, while still storing a locally generated re-
sult.
Both interconnects therefore perform an all-to-all broadcast within the same row
or column respectively. Over the course of an operation up to two values may be im-
ported, and three exported. A value may therefore move from corner to corner of an
array in the space of two operations. Again this system is an attempt to find a balance
between scalability and freedom of data sharing. The use of a distributed memory
address space, and lack of an all-to-all interconnect, ensures greater scalability. To
match this the interconnect described above provides greater than nearest-neighbour
only freedom (the infinitely scalable alternative), and logically resource cheap shar-
ing. This is important as the more readily available the operands are the greater free-
dom the scheduler has for finding parallelism.
While direct ALU-ALU data movement is not possible, such as some of the near-
est neighbour architectures are able to offer, only one pass through a memory unit is
required when moving data between PEs, either as a fetch from memory or as a store
of a result. This is in contrast to more traditional designs that will see a word stored in
local memory, fetched, passed to, and written to another PEs memory, before being
fetched again from such for use. Fynbos could support a direct ALU-ALU mode, both
between Strips and internal to a Strip. Given the lockstep operation, however, the
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compiler would need to be adapted to take advantage and cognisance of such, par-
allelising ALU-ALU operations as and advantage gained through such would be lost
if any one Strip is not executing in the same manner. In effect the register pipeline
between Strips would also be reduced by such most likely additionally forcing a drop
in clock speed.
4.3 A Many-core PE
Part of the purpose of this work is to examine the architecture of a single many-core
PE. Fynbos Strips are notable primarily for their simplicity, three control bits, and
shared address lines direct the memories and ALU through all states. As already seen
ultimately the control model selected determines much of the contents of a PE, as it in
many ways determines the possible data path, control path, interconnect, and mem-
ory infrastructure designs. The only remaining significant aspect for consideration is
that of the practical numerics.
4.3.1 ALU Design
Previous work reviewed showed architectures that adopted an even finer granular-
ity of operation than Fynbos, where by ALUs are constructed from or selected out of
optional bit width ALUs as the application needs. Considering the target domain in
this work is general HPC, however, floating point (FP) support is a mandatory require-
ment. Further double precision is needed in the vast majority of applications.
While fixed point or other numerical representations simply lack the range re-
quired by HPC, double precision operation can be implemented directly in hardware
(as traditional CPU cores do), or by joining single precision hardware units (as GPG-
PUs do), or finally in software using numerical scaling and error correction[Baboulin
et al., 2009; Dekker, 1971; Linnainmaa, 1981]. This final option is far more appropri-
ate to the many-core hypothesis. Single precision hardware in any case often operates
twice as fast as its double precision equivalent, and reducing hardware complexity via
software sophistication follows directly in the many-core principle. Further such an
approach will advantageously exploit the available parallelism of a many-core. While
the APPRASE compiler used here does not yet include the sophistication to perform
such operations, it is for these reasons that the Fynbos hardware contains only single
precision floating point support.
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Similarly, due to the lock step operation and a lack of compiler capability to take
advantage of such, integer operations are done in floating point instead of increas-
ing logic costs by adding a dedicated integer pipeline. In this case software checking
is needed to ensure such a conversion will still result in the same functionality. On
a substrate with greater resources, however, this may not be the correct decision as
an integer pipeline serves to provide specific functionality and, given the compiler
functionality, could be exploited to valuable performance gains.
Table 4.2 lists the operations supported in Fynbos, along with notes on their use
locations and conditions. In general the standard operators (+, -, *, and logical com-
parators) are implemented using Xilinx’s FP core v5.0, configured for single precision,
and available in all Strips. These cores are IEEE 754 [IEEE, 1985] compliant with
two caveats, they do not support denormals, and only implement round-to-nearest
rounding.
Alternative floating point cores are available, such as FloPoCo [de Dinechin and
Pasca, 2011], or the range available at opencores.org. Unlike all of these, however,
the Xilinx cores are free, complete in the operator support, well integrated into the
tool suite, and fully customisable in terms of both latency-logic trade offs and the
mantissa and exponent widths. For the purposes of a prototype they were therefore
optimal, further work could be done evaluating and comparing the other FP cores
available.
As noted in the description of APPRASE (Chapter 3), on average division and square
root (SQRT) are used far less frequently than the other standard operators [Kwon and
Draper, 2009]. Considering this lower frequency the silicon resources these require
(each more than doubles the logic resource consumption of a ALU), and their dis-
parately long latencies, division (DIV) is only optionally enabled in some Strips and
square root (SQRT) is implemented instead in software. Fundamentally sequential
and dependant on division, Heron’s method or any other SQRT algorithm, cannot be
extensively parallelised but also as was discussed it serves as a test case for the pro-
posed future work of similarly overloading transcendental and other complex func-
tions with parallel software routines.
In the case of division,1 APPRASE is made aware of which Strips are division capa-
ble Strips (DCSs), and as indicated earlier, will take steps to optimise performance by
limiting the number of rows containing division to as few as possible.
1see Appendix A.1.3.2 for further details on Xilinx’s implementation of such.
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Table 4.2 – Table listing the operation available in Strips and their limitations or imple-
mentations.










Copy_out 001001 Only available in Tile0 Strip2
Maximum 000110 Universal
Minimum 000111 Universal
No Operation 000010 No operation is performed in the ALU but data will be fetched
for the benefit of other local Strips. The implied address will
not be written to. The specified address may be written to
(unless prevented by it being the same as the implied address
in which case nothing will be written, making it a true no
operation)
* 000011 Universal
/ 000100 Only available in specifically enabled Strips (configurable)
Branch 001000 Only available in Tile0 Strip0 (branch on false) and Strip1
(branch on true). The implied address is not written to. The
specified address may be written to (unless prevented by it
being the same as the implied address in which case nothing
will be written)
Absolute 001010 Implemented as copy sign
True No operation - - - - - - This does not have an opcode but rather is a special mode
engaged when a NOP is instructed and the specified and
implied result addresses are the same. In any operation this
condition signals that no value should be imported and
written to the specified address. In the case when a NOP is
being executed this means nothing is operated on and nothing
is written to local memory. This mode is necessary for Strips
taking no part in a row execution at all, to prevent unwanted
values being written to random memory locations.
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While Table 4.2 briefly discusses the special case operators (to be elaborated on
further in the next section), a notable lack in Fynbos involves NOP support. One of the
proposed tenets for many-cores is fine-grained power control. While Fynbos ALUs are
clock gated, beyond this there is no mechanism to allow for complete Strips or even
Tiles to be powered off when unneeded. There are a number of ways in which such
could be implemented, from compiler created instructions initiating a sleep mode
state through to the system controller powering down specific Strips. The first offers
simplicity of hardware but will mean an incomplete power down as Strips watch for
a signal to reawaken. The second suggests the need for further undesirable global
signals, but perhaps might be implemented alongside the earlier proposed array par-
titioning where reducing the scope of global LOAD lines is already being sought. Such
would instead see large swaths of a system being powered off and on at the behest of
a local controller itself directed to do so by the compiler.
4.4 Operation
Figures 4.2 and 4.3 earlier showed a system controller module interfacing between
the 10Gbe core and the array. Along with administrating the loading and offloading of
memories, this module controls the 10Gbe core and orchestrates program execution.
Part of performing the later includes managing branches, raised exception flags, and
program termination, as well as directing results off loaded during execution to the
10Gbe transmit buffers.
The basic flow of operation was detailed in Chapter 3’s description of the load file,
(load the memories, execute, and return results if necessary). To manage both the
array and the 10Gbe core through these stages, the controller module jointly operates
two FSMs. The following outlines these FSMs and the additional special case handling
hardware included in the array.
4.4.1 Execution Flow
Figure 4.6 shows the FSM responsible for operating the array. State (CTRL) transitions
are dependant on the valid state of data arriving through the 10Gbe core, exception
flags from the array, and internal values. Figure 4.7 shows the second FSM which
manages the TX port of the 10GBe core. State (TXRX) transitions are on CTRL, ex-
ception flags from the array, and internal values. These transition dependencies are a
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consequence of the need to use minimal states, arising from the goal of minimal logic
use.
As the operating flow has already been described, the figures are predominantly
self explanatory along with the following expository notes regarding the first (Figure
4.6).
• The command to be decoded, as referenced in CTRL=CMD, refers to the host
commands that determines the mode Fynbos enters. Full details of each com-
mand can be found in Appendix A A.1.4, in brief they can be summarised as
containing the following1.
– Load Data: A starting Tile-Strip-Register address, and the number of words
to be loaded. There is no need to address each strip with a separate com-
mand (although this is possible), as the controller is aware of the depth
of each memory and therefore able to move on to the next strip once a
prior one is full. If necessary, however, each memory register can be ad-
dressed directly. Such access comes at the minimal administrative cost of
command fetching and decoding (~10ms).
– Load Instructions: The same as Load Data but for the instruction memories
which may be of a different depth to the data memories.
– Run: An instruction register address at which to begin execution, and an
instruction register address at which to halt.
– Off Load Results: A starting Tile-Strip-Register address from which off load-
ing will count down to zero, and the register address within each strip to
begin off loading from. With no tri-state buffers internally on the FPGA,
the load data path cannot be reused for off loading. As detailed earlier, a
pipeline infrastructure through each strip is used. From a given starting
address each register in each strip, counting down to 0-0-0, is instructed
to read out its data. These data words are then pushed from one strip to
the next eventually arriving at Tile0 Strip0 from where it is pushed into the
TX buffer. The initial latency incurred by this has a maximum cycle count
equal to the total number of Tiles plus the number of Strips.2 Once full,
1The design description is parametrised such that the exact length of these commands can change
as needs depending on the shape and configuration of the Fynbos array targeted.
2A side effect of this is an equivalent number to the latency, of zero values, will also be transmitted
back to the host before the pipeline is full. It was concluded that it was cheaper to remove such in
software on the host than in logic in Fynbos.
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however the pipeline streams one data word per cycle into the TX buffer.
The second register address given in the command enables more rapid off
loading of only a lower portion of each data memory if desirable.
• While instructions are retrieved from the 10Gbe RX buffer in 64b wide words,
the data path used to load both data and instruction words into all strips, is only
32b wide (the size of data words). As alluded to elsewhere, the width of instruc-
tions is dependant on the shape and configuration of a given Fynbos array. As
described, in order to handle instruction words wider than 32b (generally the
case), instructions are loaded in two stages (states LI1 and LI2), as an upper and
lower word.
• The details of raising an exception, branching, copying results out of the array
while execution is taking place, and program termination, which are indicated
here, are given in the section following.
4.4.2 Exceptions and Events
Due to the simplicity of each strip, the system controller becomes responsible for han-
dling all exceptions to the normal lockstep statically scheduled events. Within the
limited scope of Fynbos such events include: branching, program termination, the
occurrence of a floating point overflow or underflow, and while not strictly within the
vein, transmission of results to the host during execution.
4.4.2.1 Moving Results Off-chip
Beginning with the last of these. On its current platform Fynbos is a co-processor
that is required to transfer data and results to and from a host. It therefore supports
a mechanism for returning results to the host for storage during program execution.
This both parallelises the return of results with their generation, and conserves on-
chip data memory. Due to the serial 10Gbe output port, only one Strip (Tile0 Strip0)
is currently capable of copying data out of the array, but on a different platform there
















































































Figure 4.6 – State diagram of the array control FSM in the Fynbos system controller.
State=CTRL. On reset CTRL=IDL. Remaining states include; CMD (command decode), LD
(Load Data), LD_FM (fetch more data to load), LI1 (Load upper word of an instruction),
LI2 (load lower word of an instruction), LI_FM (fetch more instructions to load from the
host), RUN1 (Issue an instruction address to the array, RUN2 (Decode fetched instruc-
tions and fetch operands addressed), RUN3 (Execute the operation on fetched operands
and store results), OFLD (Initiate an off-load process retrieving data from array data
memories for return to the host), OFLDFLUSH (Flush the off-load pipeline), FLUSH_O
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Figure 4.7 – State diagram of the 10Gbe control FSM in the Fynbos system controller.
State=TXRX. On reset TXRX=Idle. Remaining states include: CPKT (Pack communication
packets for transmission to the host. Communications include: requesting more data or
instructions, raising an exception, delivering results created during execution, delivering
off-load data, or indicating a flush of the off-load pipeline), TPKT (Transmit contents of
TX buffer), WMR (Sit in a state of readiness to receive results copied out of the array during
program execution), PMR (Push result into TX buffer), PTMR (Transmit a full packet of
copied out results), POFLD (Push off-load data from the array into the TX buffer), BTPKT
(Transmit TX buffer full of off-load data).
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4.4.2.2 Floating Point Exceptions
The IEEE 754 floating-point standard includes five exceptions, of these the Xilinx float-
ing point cores support signalling of four: invalid operation, division by zero, overflow,
and underflow. Inexact rounding signalling is not supported in hardware although
notification of such is given when converting input data to hex FP values during load
file creation. For simplicity the core implementations used in Fynbos include only
over- and under- flow signalling, although the others could be easily included.
For now signalling involves raising a bit all the way in the system controller. Col-
lecting a signal bit from every Strip requires long signal lines that could become the
critical path (the logical path that sets the minimum possible clock period) with greater
scaling. A slower but more appropriate mechanism in such a future case could involve
writing to designate memory registers for later explicit checking. As Fynbos stands,
however, if an exception is signalled, the controller immediately aborts execution and
transmits a communication packet indicating such.
4.4.2.3 Branching
In line with the static schedule and lockstep operation, a branch in Fynbos involves
branching the whole array. To cause such a branch condition is first evaluated and
the result passed on to both of two branch enabled Strips (Tile0 Strips0 and 1). In
the following operation both will evaluate the branch result by carrying out a com-
pare operation. With one looking for a false result and the other a true, one of them
in mutual exclusivity will submit a new PC value (instruction address) to the system
controller.
Fynbos uses non-relative branching as it removes the need for the required addi-
tional mathematical hardware, and because there is no need for it. While PC-relative
addressing is more common the reasons for such (nearby addressing means less than
a whole address’s worth of bits are needed, and a program can be placed anywhere in
memory) are irrelevant in the context of Fynbos and static scheduling.
4.4.2.4 Program termination
A program has reached its end when the PC points to the instruction address supplied
as the terminate address in the RUN instruction, usually arrived at via a branch. There
is no graceful means of interrupting a program while running, other than to reset the




Without industry standard verification software full code and state coverage verifica-
tion was not possible. As an alternative Xilinx’s Isim HDL simulator and custom in-
hardware test routines were instead used to verify the functionality and hardware im-
plementation. Isim enabled modular functionality test during development, and ul-
timately served in debugging the complete system in conjunction with python scripts
that generated appropriate test bench input stimuli. In-hardware tests included:
• Generated in hardware test;
– Correct functioning of all operators
– Correct behaviour of all inter-Strip connections
– Correct exception raising and handling
– Correct and complete off loading of results using both mechanisms
– Correct branching
– Correct memory operation of all addresses
• Generated 10Gbe test:
– Appropriate Fynbos recovery from lost or incomplete UDP packets
– Appropriate host responses to received requests and data
– Correct transmission and capture of results
4.5.1 Design discards
It is perhaps worth noting here some of the design decisions not described above due
to their targets being ultimately discarded. But for reference Table 4.3 contains some
of the more significant ones.
4.6 Summary and Conclusions
Considering this work’s hypothesis the following initial conclusions and design sum-
mary are notable.
1. The Fynbos Strips are representative of an appropriate HPC many-core PE given;
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Table 4.3 – Table cataloguing a selection of the design avenues pursued but later dis-
carded for various reasons.




Given that the ECC bits are available in BRAM by default it
would have been most efficient to pack the data and
instructions into the BRAMS in a manner that used these.
This was possible through an encoding in the load
command that meant an instruction was split over
multiple BRAM rows according to a set pattern relating to
its time of arrival.
It became clear that the
length of an instruction
would need to be
parameterisable which in
turn meant the encoding





As discussed over the course of development this work
targeted multiple FPGAs each within its own
development environment. Apart from moving the target
this meant first implementing a system controller capable
of interfacing with the Nallatech GUI environment
blocks, and second investigating DMA transfers through
RAM modules on a dev-kit. Before creating the 10Gbe
based controller used here.
Change in the target FPGA.
Single FSM
interface
The first system controller and host interface to use the
10GBe core was created prior to the addition of
mid-execution off-load of results. When this functionality
was added to APPRASE the single FSM became to clumsy
to manage both the 10GBe core and the Fynbos array. In





Originally the APPRASE design anticipated that the
instruction and data memories would be the same depth
and exploited this fact in how it stored data. Later when
APPRASE was given greater freedom and was not
confined to this approach the memory interface and
decoder had to be redesigned and parameterised.
Changes to APPRASE.
Static Array Given that the first FPGA targeted was very small it was
clear at the time that a very limited number of Strips
would fit within it. The interconnect, instruction memory,
and decoder were created assuming a static largest array
size. The interfaces and functionality of each were
therefore created to react appropriately to default zeros
for cases when a smaller array than the maximum was
needed. When larger FPGAs became available all of these
interfaces required redesign for full parameterisation and
the functionality of such.
Change in the target FPGA.
Fixed precisions
ALUs
The APPRASE developer also has a fixed-point scaling
algorithm that allows fixed-point arithmetic to be used as
an alternative to floating point. In brief the approach
works by creating a scaling factor on all inputs and
tracking the operations carried out on each variable
through a sophisticated bookkeeping scheme. With this
approach in mind a fully parameterised fixed-point ALU
was developed by hand.
It became apparent that the
fixed-point scaling was not
going to be incorporated




Prior to Vivado being released the best configuration of
ISE tool suit flags was determined. This configuration set
produced the shortest critical path for the maximum size
array. In addition to the synthesis, map, place and route
tool settings, the optimal latency, DSP use configuration,
and rate settings had also been catalogued as regarded
the FPU modules.
Discarded when Vivado was
released and the potential to
synthesis for a V7 made
available.
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(a) The target application domain of HPC and its breadth in application char-
acteristics, supports the need for IEEE754 standard floating point infras-
tructure.
(b) The many-core ethos of reducing hardware complexity, and the hardware
and performance trade-offs involved support the intended use of single
precision hardware and with software emulated double precision.
(c) The lower frequency of division and SQRT operations, the hardware costs
of such and other complex operators such as transcendentals, the abun-
dance of parallelism native to a many-core, and APPRASE capacity to op-
timise for such, support the limitations on availability of division, software
implementation of SQRT, and proposed parallel software implementations
of other complex operators.
(d) The use of distributed memories, and decentralised control (enabled by
static scheduling end the tiled architecture), which support the many-core
scalability requirements and push to move complexity out of hardware and
into software.
(e) The Strip offers a simple arithmetic pipeline capable of independent in-
struction execution and memory access.
2. Fynbos Strips are deficient as many-core PEs for HPC in the following areas.
(a) Strips lack a integer pipelines, due primarily to the limited resources avail-
able on the FPGA and need for APPRASE optimisation for such.
(b) The hardware and software control required for fine-grained power gating
on individual Strips is not present in the current design.
3. The Fynbos array is sufficiently and appropriately scalable as a prototype many-
core architecture given;
(a) The middle ground approach adopted on the inter-connect provides a logic
efficient means of effective all-to-all communication while enabling the
compiler with a means of finding and exploiting the most efficient com-
munication schedule circumventing the traditional problems of conges-
tion and extensive costly connection lines. It further offers, in conjunction
with the scheduler, a means of masking all data movement latencies behind




(b) The use of distributed memory. While in this prototype the maximum mem-
ory capacities should register concern (18MB in total in BRAM), a larger
FPGA or ASIC would not be subject to such harsh constraints.
4. The interconnect on Fynbos is capable of supporting the communication needs
of a non-streaming1 HPC application given and provided;
(a) The simple and direct ALU-to-memory, memory-to-ALU and memory-to-
memory communication options.
(b) Point 3(a) above.
(c) And provided additional I/O interfaces are made available in a real world
implementation.
5. The Fynbos system architecture is deficient in the following areas and should be
remedied as described.
(a) For greater scaling the proposed sub-divisioning of a Fynbos array or clus-
tering of multiple maximum size arrays, is needed to shorten and minimise
the number of global signals used and improve I/O rates with multiple I/O
and control points. APPRASE would also obviously have to be adapted to
such.
(b) As a tenet of improving architecture efficiencies, in addition to individual
Strip power gating, frequency scaling on an entire array is needed in the
context of a multi-Fynbos or sub-divided Fynbos environment. This is not
realised here due to the limitations of the available hardware environment,
and while it could have been designed for given the conditions it was con-
sidered beyond the scope of a prototype.
(c) While Fynbos exploits static scheduling to gain simplistic hardware, static
scheduling’s inherent poor support for dynamic code is a non-trivial prob-
lem in targeting HPC. To truly meet the needs of HPC a means of achieving
performance in the face of dynamic code is needed. For such in Fynbos or
any many-core, a form of predication is proposed that exploits the abun-
dance of parallel PEs available.
1The Fynbos architecture described would not suit a streaming application, but aside from GPGPUs
neither would most HPC targeted architectures as it is not a common application framework in HPC at
this level of application parallelism.
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6. While sharing aspects of other architectures, as far as can be determined Fyn-
bos represents a novel architectural contribution to the domain of many-core
architecture research given;
(a) While sub-groups of PEs is a known technique, the interconnect between
and within Tiles in Fynbos is unique.
(b) While distributed memories is becoming a recognised approach to many-
core architectures, the combination and implementation of such with static
scheduling is unique.
(c) While heterogeneous systems exist, the use of such simply to save resource
costs of division based on its frequency has been proposed elsewhere it has
not been utilised in a many-core architecture.
(d) While the use of software implemented operators is not in itself unique, the
use of such in a many-core is.
(e) While programmable interconnects exist that are capable of overlaying data
movement over computation, Fynbos manages to do so while incorporat-







Chapter 3 reviewed how the APPRASE compiler pipeline approaches the needs of a
many-core programming model as well as HPC applications and Chapter 4 detailed
how Fynbos attempted to practically implement the ideals of the many-core architec-
tural model. It remains, however, to determine the practical result of joining the two,
and to verify any earlier suppositions with numerical evidence. To do so the following
chapter examines firstly how well Fynbos scales towards the hypothesised thousands
of PEs on an FPGA or hypothetical ASIC substrate, and secondly how correspond-
ing compute performance and energy efficiency values compare to a sequential x86
based architecture.
5.2 Fynbos Hardware Evaluation
Quantifying Fynbos’ hardware scalability means examining its scaling limits and the
reasons behind such, but also its scaling in logic and power resource use. Each of
these components can further be examined on both a FPGA substrate and a hypothet-
ical equivalent ASIC implementation. Both platforms will contribute independent
conclusions, in addition to contributing to a third discussion around whether Fynbos
and many-core chips should be created as reconfigurable or static platforms. In both
realisable hardware scalability and efficiency are explored considering, the logic use,
critical path delays, and power consumption of Fynbos in varying configurations.
Fynbos was designed to be reconfigurable in terms of how, the array hierarchy is
structured, memory was allocated, and the availability of division. All of these vari-
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ables will affect the metrics under consideration in manners that should scale accord-
ing to a trend and thereby allow for defensible predictions to be made regarding con-
figurations not realisable on the currently available platforms.
To allow this the following first compares implementations of Fynbos on the ROACH
XC5VSX95T Virtex5 (tested in hardware) and a much larger FPGA the XC7V2000T Vir-
tex7 (tested in software only). From here on these are referred to as the V5 and V7 re-
spectively. From these implementations hypothetical ASIC parameter estimates can
also be derived using the scaling values reported in [Kuon and Rose, 2007]. Before
doing any of the above, however, the methodologies employed in tool chain configu-
ration and ASIC scaling are presented.
5.2.1 Tool Chain Configuration and ASIC Scaling
Comparing an RTL design on different substrates involves many complicating tool
chain, hardware, and implementation parameters. The following attempts to sum-
marise the difference involved and the actions taken to mitigate, compensate, or ac-
count for such.
5.2.1.1 FPGAs
Comparing a RTL design on two different FPGAs is complicated by the differences
inherent to each model. As part of distinctly different generations, the V5 and V7 dif-
fer in more ways than raw logic cell count (see table 5.1 for specification differences).
Further in generating a loadable FPGA binary there are an enormous number of pos-
sible parameter setting combinations in the generating tool suites. From RTL code
compiler pragmas and coding style that adapt a RTL description to a particular target
FPGA, through to the array of tool options given at each software stage of synthesis,
mapping, placement, and routing. Finally the reconfigurable design of Fynbos obvi-
ously adds further to this range. The following therefore lists the measures taken in an
attempt to standardise the comparisons.
• Beginning with the tool chains, Xilinx recently completely re-engineered their
software tool chain, beginning a process of deprecating the older ISE suite, and
replacing it with Vivado. Unfortunately, the earlier ISE based tools do not sup-
port Virtex 7 devices and Vivado equally does not support Virtex 5 devices. As
a result, all V5 values reported are generated in ISE 13.4 and all V7 results were
created using Vivado 2013.2.
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Table 5.1 – Specification differences between the V5[Xilinx, 2011c] and
V7[Xilinx, 2012]. Both use 6-input LUTs and CLBs containing two slices
although the contents of such slices differ as shown.




Logic cells 94,208 1,954,560
Slices 14,720 305,400
Flip-Flops per slice / Total
on chip
4 / 58,880 8 / 2,443,200
LUTs per slice / Total on
chip
4 / 58,880 4 / 1,221,600
BRAMs (36Kb) / Total on
chip KB
244 / 1,098 1,292 / 5,814
DSP48E slices 640 2,160
Area 35 x 35 mm 45 x 45 mm
Speed Grade Used* -1 -2L
[ * ] The speed grade of the target FPGA will affect maximum critical path delay and
therefore maximum operating frequency. Given that the design has been tailored
to fit within the ROACH V5 (-1 speed grade device), and that many timing relevant
architectural changes would be made in targeting a different device, there is little
value in drawing conclusions on maximum possible frequency of Fynbos on the V7.
For the purposes of simply pushing the design as is, as far as possible, the V7 designs
are therefore compiled targeting a -2L speed-grade (maximum performance and
support for operating at a lower voltage for lower power, although the latter feature
is unused here).
– Apart from differences in underlying compilation algorithms this discrep-
ancy in tool version introduces difficulties in specifying the many compile
stage parameters that influence fit and performance as some settings dif-
fer or are completely absent from one or other tool. To standardise as far
as possible it was found that rather than attempting to approximate near
equivalent settings it was best to generally use the tool defaults. Table 5.2
records the few instances where this is not done and where a setting was
only available in one tool chain, the default for such was also chosen.
– A further consequence of this tool divergence appears in the use of IP cores
for the floating-point arithmetic. It was found that common parameters
could be used in both, but the cores are generated with different Xilinx
Floating-point IP versions, 5.0 and 7.0 respectively. Table 5.3 gives the com-
mon parameters selected and the reasons for deviating from the produc-
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The alternatives to default makes use of fewer timing
and RTL optimisations indicating the default
includes a degree of optimisation which is not the





Mapping is not an explicit step in Vivado, but this
physical resource cognisant optimisation offers
some similar functions. The alternatives to ”default”
optimise for area and logic instead suggesting the
default optimises for speed hence its use in ISE.
(opt_design -directive default)
Placement and Routing
Extra Effort (par -xe
-power): normal <none>
Power reduction: on <off>
The alternatives to default are single aspect goals or
reduced optimisation effort. (place_design, &
route_design, -directive default) Optimising is
non-default for both ISE and Vivado primarily due to
long run-times but was added for both sets of
compiles. (power_opt_design)
Table 5.2 – Table indicating the few divergences made from default settings in the compila-
tions made for comparisons between the V5 and V7. Values shown under ISE 13.4 V5 indicate
the change made, < > contains the default and ( ) indicate the Tcl command of the option.
Values listed under Vivado 2013.2 V7 give the default used here showing justification for the
deviation from default in the ISE runs.
tion values (also shown) in these comparative compilations.
• As discussed the ROACH board prescribed the I/O interfaces available to Fyn-
bos. The interface modules used in Fynbos when targeting ROACH do not map
to the V7 architecture but are too entwined with the design to be easily removed.1
Therefore, the interfaces are absent from all V7 compiles and the quantities as-
signed to the interfaces are subtracted from the V5 values when comparing the
two. Again, given a real world use case where hardware was optimally selected,
it is unlikely that these particular interfaces would be used, a hard-block PCIe
interface, or multiple ports and a DRAM controller would be more appropriate
and as such including the current I/O in the evaluation here is considered val-
ueless.
• Given the range of parameters to be altered and scope of configurations avail-
able for these scaling comparisons, generally increments of multiples of two
1The 10GBe core is included using a separate ngc file that also includes the clocking hardware all of
which was generated with ISE System Generator 11.4 as later versions no longer the OPB bus used on
ROACH.
148
5.2 Fynbos Hardware Evaluation
Table 5.3 – Table showing the core latency and DSP use in both the V5 and V7 comparative
compiles. Bracketed values indicate the value used in the ROACH production versions.
Latency (cycles) DSP48E consumption
Floating point
Add_Subtract
2 (3*) 2, Full usage
Floating point Multiplier 2 2, Full usage (3, Max
usage**)
Floating Point Comparator 0 0, No usage
Floating point Division 9*** 0, No usage
Floating Point to Fixed
Point converter
0 0, No usage
ISE 13.4 core version Floating_point 5.0
Vivado 2013.2 core version Floating_point 7.0
[ * ] Having a higher latency conserved register resources which are at a premium on the V5. For
the comparative runs where registers were not a constraint on the V7, it was more appropriate to use 2
cycles as representative of what would be done given the scope to choose an FPGA.
[ ** ] DSP use was limited in the comparative runs in an attempt to achieve greatest array size scaling
before hitting a DSP resource limit, but in the production compiles using more DSP slices is primarily a
space saving mechanism releasing other resources that are at a higher premium.
[ *** ] For the production compiles 9 cycles is an optimal logic and latency trade-off on the V5 chip. This
is not necessarily the case on the V7 but the same latency settings are retained in the comparative runs
for consistency and lack of a justification for a different trade-off.
were used simply because the binary nature of logic means most resource use
changes occur on binary borders. For instance memory address length increases
by one bit for a doubling in depth and BRAM use, or changing the array size
means changing the number of selector bits needed for each multiplexer which
in turn changes the quantity of interconnect logic needed and the width of in-
structions. Where changes made do not match binary borders there will be an
inherent degree of inefficiency, again such implementations would not be used
in a production design but are merely used for demonstration purposes here.
• Changes in hard-block consumption are linear and can be calculated prior to
any attempt at synthesis. Table 5.3 lists the number of DSP48E slices per float-
ing point core for the comparative compiles as four. Given the size of data and
instruction words BRAM resources are similarly distributed. Table 5.4 elabo-
rates on the limits both types of hard-block impose on scaling in the V5 and V7
separately.
Where DSP48E use trade-offs release resources for more strips, BRAM use (lack-
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ing any notion of caching) has little effect on hardware performance and is rather
a base constraint on application size. Due to addressing, however, memory size
does affect decode logic and recursively instruction width. To confine the num-
ber of parameters involved and evaluate realistic circumstances therefore, two
memory depths of 1024 and 2048 entries each, are chosen for evaluation. In-
struction and data memories are also matched in a given configuration. This
fixes Strip local data memory capacities at 4KB (32b*1024) and 8KB (32b*2048)
each respectively. Instruction memory calculations are more complex with the
already mentioned scaling of instruction width with array and data memory
depth scaling. The matter is further complicated by the fixed form of BRAM
blocks which can be divided into units that are multiples of nine bits wide. As
such where the instruction width is not exactly divisible by nine there is a mea-
sure of inefficiency with implemented memory going unused. AppendixA table
A.2 details the calculations of such showing examples of 0-22% of implemented
instruction memory going unused (the loss is not a function of scaling). This is
not to say that an ASIC implementation would not also incur similar inefficien-
cies for similar reasons, but greater flexibility would enable better efficiencies.
Table 5.4 – Table showing the maximum number of Strips possible in a Fynbos array
according to the hard-block limits of the V5 and V7. These values ignore any other resource,
timing, or power limits that may or may not become relevant. The values shown in brackets
give the total number of a resource available on the given chip.
Required per strip V5 (strips) V7 (strips)
BRAM 36KB blocks*
1024 entries deep 2.5 97 (244) 516 (1292)
2048 entries deep 5 n/a** 258 (1292)
DSP48E 4 160 (640) 540 (2160)
[ * ] Units of 0.5 represent 18Kb blocks.
[ ** ] Comparative compilations for the 2048 deep memories were considered unnecessary with resource
limits on the V5 too tight for real scaling and the V7 results showing the effect of such sufficiently.
Unrelated to standardising, of final note is that Fynbos configuration labels in all
comparisons will use the form: <Tiles>x<Strips>x<DCSs –optional> (multiplied out
total number of Strips –optional). Eg: 4x8x12 (32) represents a Fynbos array contain-
ing 4 Tiles, each containing 8 Strips, for a total array size of 32 Strips, 12 of which are
DCSs. Due to the time consuming nature of such of generating compile data, not all
configurations can be generated.
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5.2.1.2 ASICs
As many parameters need to be accounted for in the above inferring what characteris-
tics an ASIC implementation of a FPGA design would have is all the more fraught with
complicating factors. [Kuon and Rose, 2007] is the most recent published attempt to
quantify the area, speed, and energy gap between FPGAs and ASICs. Their approach
improves on past attempts by comparing area, speed, and power consumption of 23
complete application circuits (as opposed to gates per LUT), and by quantifying the
impact of FPGA hard-blocks.
Due to the multitude of parameters involved comparing an ASIC and FPGA is ex-
tremely difficult. The manner of comparison therefore depends heavily on the pur-
pose. For instance, using an FPGA and ASIC pair of comparable process technologies
and supply voltages, and ignoring any monetary cost factor, consider the aspect of
energy consumption. Using the appropriate tool chains it is possible to determine
the energy cost of a specific RTL design, such as Fynbos, on both. However, this fails
to take into account the inherent gap in clock speeds between the two platforms and
the resulting performance cost difference. It may be possible to remove such a per-
formance gap, however, by instead using platform appropriate RTL designs, but at a
cost of logic which changes the energy consumption comparison. Alternatively, the
energy consumption of a specific functionality might be compared on the two plat-
forms using the performance optimal platform appropriate RTL design and maximis-
ing clock speeds on each, and performances may or may not match. In this latter
scenario logic costs, energy consumption costs, and the resulting performance, can
all be taken into account. However, such a comparison is only valid for the single case
study application implemented. In the case of [Kuon and Rose, 2007], therefore, the
former approach of comparing near identical RTL designs is taken making a perfor-
mance comparison near but not quite meaningless, offering at best an approximate
order of magnitude.
Adding to the complications of using their results is the fact that, as was time ap-
propriate for the paper, they compare designs on CMOS 90nm FPGAs to designs on
CMOS 90nm standard cell ASICs. As was already listed the V5 and V7 are 65nm and
28nm devices respectively, while a contemporary Xeon or GPGPU might be fabricated
using a 22nm. While the earlier paper [Zuchowski et al., 2002], suggested that the gap
between FPGA and ASIC remained near constant from 0.25um through 90nm pro-
cesses, it cannot simply be assumed that such will be the case for more recent pro-
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cesses. Two further qualification made by [Kuon and Rose, 2007] include that while
IO potentially has a considerable impact on analysis they excluded it for tractability
(this suits the work here as IO is also ignored), and that the gap between standard cell
ASIC designs and full custom implementations is in itself large,1 which would make
the gap to FPGAs even larger. However, as it is less common to use such they do not
use is as the comparator, meaning their estimates are simply even more conservative.
Given that in Fynbos’s design the hard blocks are used extensively it is also notable
that [Kuon and Rose, 2007] found such hard-blocks directly affect the power and area
gap between FPGA and ASIC, but had less of an impact on critical path delay. None
of which takes into account the impact of reduced flexibility (because that would be
is application specific). Finally, other factors that would affect the comparison but
which cannot be easily quantified or for which data is unavailable include whether a
multi-threshold voltage process is used or not in either, the nominal supply voltage,
and fabrication monetary costs.
Taking all of the above into account, [Kuon and Rose, 2007]’s ratios for power and
logic can only be considered at most as approximate guides. But every compromise
made and assumption taken is justifiable and conservative meaning this guide is not
unrealistic and therefore the values generated using it will be a conservative order of
magnitude estimate.
[Kuon and Rose, 2007] offers different scaling factors under different conditions,
based on the above the factors selected for use in characterising a hypothetical Fynbos
ASIC here are summarised as follows.
• Power:
– This is the most difficult metric to estimate given that it is affected by so
many factors including even the specific foundry.
– Accurate test benches were not available and so constant toggle rates across
the board were used. In support of this, where test benches did exist the re-
sults showed the constant toggle rate approximations to be unbiased and
sufficiently accurate giving confidence to such.
– The FPGA generated power estimates are for the complete chip including
sections not used, while an ASIC by definition only includes used logic.
1Standard cell designs can be 3-8 times slower, use 3-10 times more power, and are around 14.5 times
less dense, than full custom designs.
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– Whether ASIC designs should be examined considering worst or typical op-
erating conditions is purpose specific. Static power will differ wildly with
such although this is less of a concern for dynamic power as temperature
variation has significantly less impact on such. For this and other reasons
detailed in the paper, a comparative ratio was only derived for dynamic and
not static power.
– Considering these points, Fynbos’ proportional use of hard-blocks, and Fyn-
bos’ proportional chip resource use, a best approximate scaling factor of
1/10X FPGA dynamic power is adopted for the hypothetical Fynbos ASIC.
• Area:
– FPGA area consumption in a design being higher than an ASIC is funda-
mentally due to all the additional logic needed to support reconfigurability.
As such the use of hard-blocks significantly reduces the gap.
– Given a larger design the tools will try harder to fit it in and meet timing
than they would otherwise.
– Considering that Fynbos makes considerable use of hard-blocks, an aver-
age factor of 1/18X FPGA area is adopted for the hypothetical Fynbos ASIC.
• Delay:
– In the study hard-blocks always saved space, but only ever marginally in-
creased speed, more often slowing a design down. This is due to either a
poor fit of the algorithm to the blocks or, where the gain is marginal, it is
consumed in extra logic required to reach the hard-block.
– FPGA designs with significant hard-block use on the highest speed grade
devices were found to be on average 3.1X slower than ASICs, but consider-
ing ASICs are usually designed for worst case, the lowest speed grade FPGAs
offer a more honest comparator resulting in a larger gap.
– Considering again Fynbos’s extensive use of hard-blocks, and the slower (-
1) speed grade of the V5 in use, an average factor of 4X FPGA clock speed is




– Again due to all the customisation opportunities and scope for more opti-
mal redesign when targeting an ASIC versus an FPGA, any attempt to draw
raw performance comparisons has even less certainty than the metrics de-
rived using the above factors. Nevertheless a comparison will be made
offering at the very least an order of magnitude estimate. At worst this
will only be an underestimate of what a hypothetical Fynbos ASIC might
achieve.
5.2.2 Hardware Comparisons
The following section examines Fynbos’ hardware performance as an HPC many-core
architecture. To begin with scalability is examined considering logic, power, and crit-
ical path delays, after which the memory hierarchy, data and control paths, and ALU
design are evaluated with the same.
5.2.2.1 System Scalability
Looking at maximums figure 5.1 shows the resource usage on both the V7 and V5 in
varying configurations that support 1024 deep memories and constant DCS capaci-
ties (aside from the last configurations). In both graphs DSP and BRAM scaling is ex-
actly predictable, and the LUT and register values show unsurprising increases with
array size. The 8x7 and 10x11 arrays represent the largest arrays that meet timing on
each target respectively. Comparing the last configurations with their preceding max-
imums, division is shown to consume greater quantities of LUTS than other resources.
On each target the limits on scaling are due to different causes. Figure 5.2 shows
the proportional (percentage of the total available resource) consumption of each re-
source in these maximum size arrays. In the case of the V5, slice consumption is above
80% in implementing the 8x7 designs, while the same design on the V7 uses only 5% of
available slices. In real terms the same design on the V5 is also implemented with less
resources but this is primarily a product of the tools working harder given the greater
constraints.
In the case of scaling on the V7 the limit is clearly therefore not logic resources but
rather timing. If timing is ignored the array size could continue scaling until 512 Strips
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Figure 5.1 – Bar graphs showing resource use of scaling Fynbos configuration sizes on the V7
(a) and V5 (b). In both all but the last configurations contain four DCSs for equivalence. The
largest array to fit and meet timing on the V5, the 8x7x4, is close to half the size of the same
on the V7 (56 Strips vs 110). The last data points instead shows an alternative maximum; the




































Figure 5.2 – Bar graph comparing the proportional resource use of the maximum scaling
Fynbos configurations. The values for an 8x7x4 configuration are shown on the V7 and
V5 in hatched colours for comparison. Clearly resources are not a limiting factor on the
V7, while on the V5 LUTS in particular are a limit.
before any hard resource limits were hit.1 The limiting factor rather is critical path de-
lays as the same 100MHz clock is matched in all V7 designs.2 In this case the speed
limit encountered is specific to the Virtex7 family, as the Vivado tools report running
out of super long lines (SLLs), a resource specific to the Virtex7 devices which facili-
tates interconnections between the new super dense logic regions via a passive inter-
poser layer. With placement directions and greater configuration testing a slightly
larger array is most likely possible, a 128 Strip 4 DCS array achieved 95MHz.
While device specific the limits’ cause is indicative of substantial or excessive quan-
tities of interconnections in the Fynbos architecture. Fynbos is indeed a densely inter-
connected design but this was a known design compromise between scalability and
data communication. These results show that given this compromise and a 100MHz
1While such an array cannot be placed it is synthesisable, and based on trend differences between
synthesis and post placement utilisation results (a gap of 7 and 5% for LUTs and Registers respectively),
using the same RTL and tool settings, a 512 Strip Fynbos array will hit DSP and BRAM limits long before
the logic resources available are exhausted on the V7.
2As with comparisons to an ASIC, targeting so different an FPGA means a range of fundamental
design changes could be made that would affect maximum speed making a speed comparison uninfor-
mative
156
5.2 Fynbos Hardware Evaluation
target the scalability limit is around 100 PEs on the V7.
In the case of the V5 the scaling limits are instead clearly linked to resource avail-
ability as the more dense a design the more difficult to correctly route. Timing analy-
ses indicated the limiting critical paths were most often tool and IP settings depend-
ing, either within the DSP units used for the ALUs, or in the data path directly to
or from an ALU and its local data memory. Initially this suggests that a simple lack
of pipelining within the ALUs is at fault. However, adding further registers to these
pipelines fails to further increase speeds, which is in line with Kuon and Rose [2007]’s
assessment that in a net analysis hard-blocks generally fail to add speed to designs.
That is when 80% full, the routing required to reach DSP blocks or additional registers
inserted logically before them is simply too lengthy due to the congestion for any net
gains. Clearly implementing the ALUs using slices instead of the DSP blocks is also
not an option given the current 80% consumption.
5.2.2.2 Configuration Variants
As already discussed Fynbos includes a number of parametrised reconfigurable char-
acteristics, these are used in the following to compare the effect of various configura-
tions on scalability, resource use, and power consumption.
Interconnect and PE Hierarchy are anticipated to affect efficiency of resource use
as Strip distribution in Tiles will impact the interconnect implementation. It also
clearly has the potential to affect application performance as it concerns inter-Strip
communications but this factor is left for later discussion. Examining the hardware
only, table 5.5 shows the 4x8x4 configuration to be moderately more resource inten-
sive than its reverse 8x4x4 (7% more slices consumed). This is also as expected consid-
ering increasing the number of Strips per Tile will increase the quantity of intra-Strip
connections (two additional data word paths per additional Strip). This is relative to
increasing the number of inter-Tile connects which involves only lengthening exist-
ing data paths. Interestingly the more resource intensive Strip dominant configura-
tion uses marginally less dynamic power than its counterpart which could be due to
the long paths required in the latter. Given the lack of certainty in the power estimates
and that the difference is 0.1% of the total, however, further testing with better tools



























































Dynamic power and register consumption per Strip scaling 
Dynamic Power(W) Slice Registers
(b)
Figure 5.3 – Graphs showing the per-Strip consumption of LUTs (graph a), registers and dy-
namic power (graph b), in doubling array size configurations on the V7. Values plotted are
averages across all general purpose Strips in each array so as to avoid representing any amor-
tising of administrative logic or representing resource re-use. In each, values for the reverse
configurations, the 4x8x4 (32) array, are overlaid as single data points on the 8x4x4 bars show-
ing the trend would differ if this configuration was used instead. Most notably the difference
is sufficiently large that it would visibly equalise the LUT gradient across all three array sizes,
but the knee would remain visible in the power and register series.
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Table 5.5 – Table comparing the resource consumption of a
pair of Fynbos configurations so as to compare the effect of
implementing many Tiles with few Strips with the reverse.
Values are as generated for the V7 target.
Array Slices Slice LUTS Slice Registers Dynamic Power (W)
4x8x4 9082 28198 15017 0.279
8x4x4 8477 26577 14952 0.282
To examine the effi-
ciency of the intercon-
nect in more detail, Fig-
ure 5.3 plots the changes
in per-strip resource (LUT,
registers and dynamic power)
use as array size increases.
To observe a trend a con-
stant rate of increase in array size is needed. With the available data this means only
the 16, 32 and 64 Strip configurations are useful, given the expected difference be-
tween the 8x4 and 4x8 arrays, the second is overlaid on the first as a single data point.
To ensure changes observed are not a result of further amortising the logic costs of the
clocking, system control, division, and special case Strips, the values used are the re-
sult of averaging what was consumed only by all the general purpose non-DCS Strips
in each array. The averaging is needed as resource sharing means in reporting re-
source use for a given Strip the tools may count the same resource in multiple Strips
or vice versa.
Despite the values plotted being on a per Strip basis, an increase in consumption
is still evident in all three. The increases are due to the increasing degree of required
interconnectivity. As a result of the compromise between connectivity and scalability
this is expected and evidence of why the architecture will have a scaling limit. The
greater rate of increase between the 32 and 64 Strip arrays indicates the limit will be
reached asymptotically. Employing higher Tile counts with fewer Strips each may ex-
tend the range slightly, but only if an application’s communication needs will allow it.
Table 5.6 – Table showing the cost of larger
memories through ratios of the resource con-
sumption in arrays supporting 2048 and 1024
deep data and instruction memories. The re-
sulting ratios are all near one but with no
meaningful visible trend. Consequently it can
be concluded that memory size, relative to the
rest of the architecture, has no significant im-
pact on resource consumption.
Array Slices Slice LUTS Slice Registers
4x4x4 1.059 1.007 1.010
8x4x4 1.156 1.009 1.011
8x8x4 1.058 1.011 1.014
Memory size affects address lines
and instruction width, potentially also
impacting resource consumption. To
evaluate the effects of increasing mem-
ory sizes Table 5.6 gives the ratios of re-
source consumption in a Fynbos con-
figuration using 2048 addresses deep
data and instruction memories and
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the same size arrays with 1024 ad-
dresses deep memories. Clearly DSP
use will not change and BRAM use will
double so neither is reported. The comparison of Slices, LUTS, and registers, how-
ever, show that the impact of larger memories - slightly wider address lanes and in-
structions - on the overall logic costs of the array are inconsequential. Given the other
scaling limits already encountered it cannot be shown where increasing numbers of
address lines in the global communication infrastructure would ultimately become a
limiting factor. In conclusion it is therefore unlikely that program size will be a limit-
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Figure 5.4 – Chart representing the proportional resource cost of
each ALU operating unit. Power, LUTS, and registers are shown
from the outer most to the inner most ring respectively. Special
functions such as copy or branch are not included. To account for
the resource sharing the source values used here are averages of
the cost of all of each unit across the relevant ALUs in a 10x10x97
configuration targeting the V7 FPGA.
ALU design has been
a topic of much con-
sideration in the de-
sign process. Fig-
ure 5.5 will show that
ALUs consumed the
major share of re-
sources but Figure 5.4
first compares the re-
source cost of the dif-
ferent operands. The
singularly large cost
of division is most
obviously apparent, rep-
resenting 78% of the
dynamic power cost
of this ALU. Multi-
plication appears to
use less logic while
consuming the sec-
ond highest quantity of power because the use of DSP48E hardware is not repre-
sented. Consisting solely of combinatorial logic the comparator unit uses less power
than is within the precision recoded by the Xilinx tools.
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5.2.3 Power Distribution
Considering a system breakdown of how resources are consumed, Figure 5.5 shows
the logic and power consumption of the major Fynbos sub-systems collated together.
Examining the outer power ring, ALUs consume 46% of power relative to the com-
bined 26% (1+25) of decoders and system controller costs. These values are in ref-
erence to a 10x4x4 Fynbos configuration with 1024 deep memories, considering that
division consumes 78% of a division capable ALU’s total power (see earlier Figure 5.4),
this comparison is moderate relative to what would appear in a configuration con-
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Figure 5.5 – Chart showing the proportional resource consump-
tion of each major Fynbos component. Power, LUTs, and regis-
ter use is shown in each consecutive ring from the outer most to
the inner. The values used are taken from a 10x10x4 configuration
with 1024 deep memories targeting the V7 FPGA. The significantly
dominant proportion of resources use dedicated to the ALUs is
evident, in line with the goal of many-core architectures for min-
imal control and maximal ALU logic.
The global control path
costs are not included
in this due to how
the tools report val-






these consume a fur-
ther 15%, using the
LUT and FF rings it
can be seen that this
is predominantly a
result of register use,
which considering the
design means this is
predominantly a func-
tion of the intercon-
nect rather than the
global control path. Based on such the ALU power consumption, in line with the goals


















Dynamic and static power consumption 
distribution in a 10x10x4 Fynbos on the 
V7 FPGA totalling 1.714W 
Figure 5.6 – Chart showing the proportional distribution of
power when a 10x10x4 1024 deep memory Fynbos configuration
is implemented on the V7 FPGA. The value shown for I/O is en-
tirely unrepresentative due to no realistic I/O being included in
the V7 targeted design for reasons discussed earlier.
In logic consump-
tion the decoders specif-
ically consume 48%
to the ALU’s 43% but
this ratio is signifi-
cantly skewed by the
previously discussed
use of hard-block DSPs
by the ALUs. In reg-
ister use the ALUs are
the largest consumer
by a significant mar-
gin, using 56% of all
registers in the de-
sign.
The memory sys-
tems occupy the fi-
nal 13% with instruc-
tion memories con-
suming 12% and the
data memories only
1%. The inner LUT and FF rings again show the reason for this. The instruction mem-
ories larger use proportion is primarily due to register use. This is in turn due to the
need to store each word as it arrives so as to join the upper and lower portions of each
instruction, further LUT logic is additionally needed to control such.
In Figure 5.5 the systems represented consume a total of 1.057W in dynamic power.
Showing an alternative FPGA fabric specific division and thereby including static power,
Figure 5.6 presents a break down when the 38% static power is included bringing the
total to 1.714W. The diminutively small value assigned to I/O here is clearly unrepre-
sentative of a real world implementation and a result of no I/O in the design. In the V5
implementations that included the 10Gbe core, however, the 10Gbe core alone con-
sumes 1.852W, more than doubling the total consumption of a system. While imple-
mented on a different process and already identified as inappropriate for this context,
this does reveal I/O as potentially considerable cost. In addition to selecting a lower
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power and higher bandwidth form of I/O, any real world implementation would fur-
ther need to match a sufficiently large array to the I/O costs to ensure net value on a
system.
5.3 APPRASE-Fynbos Software Evaluation
In examining compute performance and energy efficiency, the industry standard is
comparative execution of standard domain appropriate benchmark suites. Of the ar-
chitectures reviewed, many of the designs included published HPC relevant and alter-
native benchmarks (for instance RAW was evaluated with SPEC and STREAM [Taylor
et al., 2004], and between them the dataflow architectures have been evaluated on a
mixture of SPEC, SPLASH2 and Mediabench[Lee et al., 1997]). For HPC, depending
on the exact application domain different benchmarks are more useful than others,
but for general purpose ranking the top500 uses LINPACK.
Based on such, LINPACK and SPEC (as the most commonly run suite on the archi-
tectures reviewed), would be the most appropriate means of performance analysis for
Fynbos but such an analysis is not practical for a number of reasons. Firstly there are
language constraints, while Fortran versions of LINPACK are available the same is not
true for large portions of SPEC. Secondly, as was noted earlier, significant direct com-
parisons would not be possible as between the reviewed architectures a diverse and
incomplete set of the suite applications is covered. Thirdly, the possibility of running
either in hardware is muted by the largest implementable size of Fynbos, requiring
the so far only proposed multi-load operation capability in the software stack.
Lacking the above the BLAS routines on which LINPACK relies would also serve as
an appropriate alternative considering that they are available in Fortran, well known
as performance indicators, and can be given any scaling size input. However due
to the beta nature of APPRASE, and dependence on collaborators for such, this sec-
ondary ideal is also not possible.
Lacking these ideals the alternative ultimately used in the following is a theoreti-
cal performance quantifier, and the one real world representative application to have
been passed through APPRASE. For the theoretical quantifier therefore, a theoretical
representation of the BLAS level 1 operation SAXPY (Single-Precision A multiplied by
X Plus Y) is used. Of the BLAS routines this is a common standard for quantifying
an architecture’s theoretical maximum performance, for which I/O timing costs are
not included. For the real-world case study, as a proof of concept exercise an n-body
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simulation of the solar system’s planetary bodies is used, scaling up to seven bodies.
N-body applications are one of the original dwarves of computing as identified by
[Asanovic et al., 2006]. Within this classification the domain is considered compute
(rather than memory) bound, which is appropriate for Fynbos.
The Fortran code for the solar system is simply sequential, requires SQRT and di-
vision, makes function calls, requires data sharing, and is easily scaled. This makes it
a good case study testing many of the functionalities required. As a n-body simula-
tion the system falls into one of the many HPC application domains. As a solar sys-
tem simulation the number of bodies is small relative to other applications of the ap-
proach. For comparison DLpoly is a molecular dynamics simulation package which
will typically be used to simulate multiple thousands of molecules, or GADGET is a
cosmology simulation package which may simulate millions of bodies. However, the
smaller nature fits more easily into the available Fynbos instances, and will give a
representative demonstration of the communication and processing costs and per-
formance of APPRASE-Fynbos in its current form. These results will be indicative of
how a larger body count application on a larger instance of Fynbos would preform
(considering the communication infrastructure will be equivalent and the processing
capacity simply scaled with the application’s requirements). What will not be demon-
strated, however, is how a multi-node instance would preform, as discussed later. This
is a significant further evolution of the system which has not yet been investigated and
which is beyond the scope of this thesis.
Using a standard Fortran compiler, gfortran in this case, the same code may also
be run on an x86 architecture. Given the argument previously made for many-core
processors to replace cluster core nodes within clusters rather than clusters, and the
secondary focus on autoparallelisation, executing an explicitly sequential section of
code on a sequential x86 hardware thread is a more appropriate comparator than a
parallelised version of the code.
In combination these two performance quantifiers, SAXPY and the solar system
simulation, enable a low level analysis of the Fynbos-APPRASE system which while
less useful in comparing such to other work, does serve to provide insights in consid-
ering future versions of this and other future many-core designs in general.
The following section is therefore divided into three discussions. In the first the
theoretical quantifier SAXPY is used to discuss theoretical peak efficiency and perfor-
mance of Fynbos. In the second, the case-study solar system is used to examine the
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APPRASE-Fynbos system’s ability to find and exploit parallelism in an application. Fi-
nally the third reports the real world performance of the solar system application on
APPRASE-Fynbos and an x86 Xeon.
5.3.1 Theoretical Maximums of a Scaling Fynbos
Vivado unfortunately does not support timing simulations of VHDL designs (it only
supports switching activity interchange format (SAIF) file generation of the I/O ports
and not the internal wire declarations)Simulation [2013] which means timing simu-
lation power analysis is not possible. The power estimate values used in the following
were therefore instead generated using Vivado’s power analyser assuming constant
toggle rates and static probabilities for all the nets in the design and are therefore
considered less accurate. No quantifier of this error exists, however, as such would
be designed specific. Considering that Kuon and Rose [2007] did find the values to
be insignificantly different for their test cases. However, the following assumes the
values are correct to within sufficient limits for conclusions to be drawn. All other
environmental variables and software options used in generating the results reported
here are also the same as discussed earlier. Similarly all inferred ASIC values given are
calculated using the same ratios motivated for earlier. For the purposes of the follow-
ing discussion, FLOPS is used as a performance metric, and FLOPS/W as a measure
of efficiency.
SAXPY performs the vector operation: y = αx + y. Due to its frequency of use,
where a product of two numbers is added to a third, many general purpose proces-
sors have dedicated hardware capable of performing this in a single step. The op-
eration, referred to as a MAC (multiply-accumulate), may be performed with one or
two rounding stages (in the case of the former it is then referred to as a fused MAC or
FMA). In either case the joining provides a performance advantage by combining two
steps into one resulting in the execution of fewer pipeline stages. In Fynbos, however,
with the simplified pipeline and use of triplet parallelism a similar 3-input operation
is not possible. Consequently two separate operations are required on Fynbos which
comes with a cost, although Figure 5.7 shows the difference to be minimal relative
to the absolute performance. Also shown is the predictable scaling increase in per-
formance with an increase in array size, achieving just under 1GFLOPS in a 128 Strip
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Fynbos theoretical peak performance and efficiency on an inferred ASIC, relative to on 
a V7 FPGA 
FPGA MAC FLOPS/Watt ASIC MAC FLOPS/Watt FPGA MAC FLOPS ASIC MAC FLOPS
Figure 5.8 – The values plotted here are of theoretical peak FLOPS and FLOPS/Watt
values for a range of Fynbos configurations. Plotted in solid colour are values achieved
on the V7 (and one instance of the V5) FPGA. Performance is calculated assuming
SAXPY as a benchmark where the add and multiply operations cost 12 and 13 cycles
respectively for the complete fetch-decode-execute-store sequence. The efficiency
calculations takes into account total dynamic and static power consumption. In dotted
series, the equivalent theoretical peaks for the hypothesised ASICs are plotted using
4X increase in clock speed and 10X decrease in dynamic power consumption. The V5
and V7 based comparative 8x7x4 values show the efficiency cost of including I/O and
comparative 10x10x4 and 10x10x97 configurations show the efficiency cost of greater
division capacity. Given the benchmark no performance cost is incurred for such.
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Figure 5.7 – Plot showing the minimal gap in performance,
relative to peak, when comparing MAC and MUL as benchmarks.
The Fynbos arrays on the x-axis double in size resulting in the
y-axis showing a predictable exponential increase in theoretical
peak performance. The efficiency graph alternatively follows
a linearly increasing trend reflecting the increasing costs as
complexity grows.
[ * ] The values plotted for the 128 Strip array are calculated using
the maximum clock speed delivered by the tools (96.9MHz) rather than
100MHz.
Figure 5.8 com-
pares the peak per-
formance and efficien-
cies possible on a range
of array configurations
on the V7, with an
inferred hypothetical
ASIC equivalent that
takes into account no
design changes or cus-
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tomisations to the new
fabric and assumes
a similar 28nm pro-
cess. Generating the
ASIC values used the
four fold increase in
clock speed and ten
fold drop in power
consumption. While
the largest array to
meet 100MHz clock speed timing on the V7 is the 110 Strip array, a 128Strip array
is also reported and its values calculated using the tools provided maximum clock
speed of 96.9MHz. Relative to the 110Strip, this slightly larger and slightly slower ar-
ray achieves higher performance and efficiency metrics on the ASIC but drops in effi-
ciency on the FPGA (530 vs 551MFLOPS/W).
Comparing the highest efficiency rated FPGA design with the highest efficiency
rated inferred ASIC therefore (the 10x11x4 on the V7 with the 8x16x4 on the ASIC),
the ASIC achieves a half order of magnitude gain on performance (880MFLOPS vs
4.0GFLOPS) with a full order gain in efficiency (551MFLOPS vs 5.1GFLOPS/W). If in-
stead identical arrays are compared, the expected 10x and 4x gains in efficiency and
theoretical peak performance are also visible.
The remaining configurations in Figure 5.8 are given to demonstrate the efficiency
cost or overhead of carrying greater division capacity. Comparing the 8x8xY arrays, a
15X increase in DCSs results in a 44% drop in efficiency on the FPGA or a 14% drop on
the ASICs. Comparing the 10x10xY configurations, a 24X increase in DCSs results in a
39% drop in efficiency on the FPGA or a 12% drop on the ASICs. Given the benchmark
being used, peak performance in the same is unaffected.
Figure 5.9 plots the inferred ASIC values derived from four Fynbos configurations
fitted to the V7. These four arrays are sequenced to double in size producing a trend in
performance and efficiency. Taking into account the further possible area reduction
gains of conversion to ASIC, Figure 5.9 uses this trend to project plausible values for
Fynbos arrays that utilise the additionally available logic to implement more Strips.
The scaling is done including the control logic but this will only result in more con-
servative values. Continuing the doubling of array size the final projected point plot-
ted scales the array size 16 times, short of the 18 fold ratio available. The final 4096
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Hypothetical ASIC performance interpolation 
ASIC MAC FLOPS ASIC MAC FLOPS/Watt
Expon. (ASIC MAC FLOPS/Watt) Expon. (ASIC MAC FLOPS)
Figure 5.9 – Projections of Fynbos performance and efficiency on an 28nm ASIC using
the exponential trend in four Fynbos configurations realisable on the V7. Solid lines
indicate real data that has been scaled according to the ratios set out. The dashed lines
extend these series according to the exponential function they indicate plotting arrays
up to 16 times the size of the 8x16x4 array.
[ * ]Values calculated using a 4*96.9MHz clock rather than 4*100MHz
Strip array plotted therefore hypothetically achieves 60.5GFLOPS at 62GFLOPS/W on
a 28nm ASIC with a TDP of less than 4W conservatively.
In an encouraging result the efficiency achieved here is greater than any of the
other architectures reviewed, but Table 5.7 shows that Fynbos’ raw theoretical peak
performance is absurdly inadequate even in this largest hypothetical 4096 Strip ASIC
array. Customising the design for an ASIC platform and implementing a version of the
proposed multi-Fynbos version to shorten the maximum longest path would likely
enable a higher clock speed. Yet even a 1GHz clock would only produce 327.7GFLOPS
on the 4096 array for an unknown power cost. This remains far off from the likes of
the K40 or XeonPhi’s TFLOP range and while it would bring Fynbos to within range
of a conventional Xeon’s performance, with an unknown efficiency the result is value-
less. This is, however, an expected outcome given the submissions of the many-core
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concept.
Table 5.7 – Table listing approximate performance and efficiency values of
a number of the architectures reviewed showing where Fynbos sits amongst
such. These comparisons are difficult to make as most architectures fail to state
what calculation is being used to represent peak performance, and what the
conditions of operation are for the stated power measurement. The FLOPS/W
values listed are a simple division of the first two values although the power
values used are simply TDP rather than exact calulation costs. Given the data
available and these caveats, however, the above are listed so as to position the
architectures at least within an order of magnitude, but should be considered
as such and not considered official representations.
[ * ] Values based on projection plotted in Figure 5.9
Architecture GFLOPS TDP(W) GFLOPS/W Clock frequency
Intel E5-2692 371 115 3.2 2.2GHz
AMD Opteron 6274 282 115 2.5 2.2GHz
IBM PowerPC A2 (BlueGene/Q) 205 55 3.7 1.6GHz
SPARC64 VIIIfx 128 58 2.2 2.0GHz
RAW 6 18 0.3 425MHz
Rigel 2400 92 26 1.2GHz
Kalray 230 5 46 400MHz
Epiphany 100 2 50 800MHz
P2012 76 4 19500MHz
XeonPhi 2416 300 8.05 1.2GHz
Tesla K40 4290 235 18.3 745MHz
V7 implemented Fynbos 10x11x4 (110) 0.88 1.59 0.55 100MHz
28nm ASIC* Fynbos 32x16x4 (4096) 60.5 0.9 62 387.6MHz
A low clock speed is fundamental to a many-core architecture. A slow clock keeps
power consumption within a realistic TDP range enabling a greater proportion of, or
even all, transistors available to be turned on and in use, and means a NTV is a possi-
bility. While theoretical peak performance is low application performance and FLOP-
S/W values should be high. In the case of Fynbos, unfortunately this is not entirely
true due to the lack of even simple pipelining to reduce operation latencies. Pipelin-
ing of the Fynbos equivalent of fetch-execute-store, was discarded as not possible in
Chapter 4 due to lack of software support for such. While the compiler deficiency
might have been compensated for entirely in hardware, it would have gone against
the minimalist design goals. However, in order to compete this is clearly needed.
Kalray is a near equivalent architecture that achieves 230GFLOPS, at 46 GFLOP-
S/W, operating at 400MHz and also implemented in 28nm. Kalray is all the more sig-
nificant as a comparator given it supports POSIX, OpenMP and C/C++, is aiming to
reach scaling of up to 1024 PEs, and supports a range of fully integrated standard I/O
169
5. APPRASE-FYNBOS EVALUATION
protocols. As such it offers stiff competition. The comparison is not entirely fair, how-
ever, as Kalray’s PEs are really pipelines in VLIW cores, only one of which is a FPU,
and code does need to be rewritten with their dataflow model in mind to achieve op-
timal performance. Only a direct application performance comparison would show
one or other to be ahead, but simply by virtue of being available for purchase Kalray
is certainly ahead of Fynbos in many respects.
Given that every latency is foreknown and that only one branching mechanism
exists with minimal additional hardware and further software changes the following
is proposed to allow Fynbos a measure of simple pipelining and execution stage over-
lapping. Adding a specialised local instruction memory to the system controller con-
taining maximum row latencies for each row address would enable this unit to is-
sue new instruction addresses and control logic as soon as the longest latency in the
previous row had passed, rather than waiting all the way until done signals were re-
ceived. This would see an overlapping of fetch-instruction and fetch-data operations
but only require minimal further registers on some of the multiplexer controls. In
the case of branches, the same special instructions might prevent the pipeline from
filling for the necessary number of instructions following a branch until it has been
fully resolved. The additional software required would therefore simply be to repre-
sent these row maximum latencies in a specialised system controller instruction and
perhaps optimise the instructions scheduled alongside a branch (it is already opti-
mising for common latency instruction in a row). With such a system in place results
would be generated every 3 cycles (depending on the operation) rather than every 11
operations as is now the case.
5.3.2 APPRASE-Fynbos Parallelisation Efficiency
The above section gives the boundaries of what is possible in hardware. Using these
limits and the 7-body solar system program, this section examines the joint APPRASE-
Fynbos system so as to comment on its potential to find sufficient parallelism within
an application.
Amongst the factors that the APPRASE algorithm is able to take into account are
flexibility in the configuration of Strips and Tiles, the net array size, and the quantity of
DCSs available. Changing the ratio of Tiles to Strips influences how much power and
possibly time is spent on data movement. Changing the array size affects the maxi-
mum degree of parallelism possible and thereby instruction promotion, data move-
ment, and ultimately program length. In the face of the lock-step control system and
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long latency of division, changing the number of DCSs changes how efficiently divi-
sion operations can be done in parallel with each other rather than with other shorter
operations. Exploiting and circumventing these factors involves APPRASE’s instruc-
tion promotion algorithm taking into account the latency costs of division, and utilis-
ing the copy (move) operations to achieve greater parallelism.
To examine the effects of each of these performance metrics of the the largest pro-
gram available are generated for varying Fynbos configurations. Given that the largest
program available is only a seven bodies system, it is difficult to see obvious trends in
the following data or confirm deductions. As previously suggested the analysis should
ideally be performed using a wide range of applications with different native commu-
nication requirements, but as has already been indicated this is not a possibility for
now and instead only reasoned hypotheses can be made.
Restricting the scope Fynbos test configurations are limited to those that might
plausibly be implemented in the V7, and using parameters corresponding to such
rather than the hypothetical ASIC described earlier. Further, due to an error in imple-
mentation1, the compiler version used here is limited in flexibility to reliably configur-
ing only whole Tiles worth of Strips as DCSs as opposed to portions of Tiles. Unfortu-
nately this makes it impossible to hold the number of DCSs constant while changing
the number of Strips per Tile. Any comparisons of varying numbers of Strips per Tile
would therefore be inconclusive as the effect of more or less DCSs could not be ruled
out, this aspect of APPRASE is therefore not explored here.
Given these constraints the Fynbos configurations used in the following are as fol-
lows. Due to the compiler restriction in order to have a constant rate of increase in
DCS capacity, Strip size is fixed for all configurations with array size grown solely by
increasing the Tile count. The Strip size is fixed at four simply because it is the small-
est value practically realisable in Fynbos, and a smaller increment size is desirable for
gaining the finest granularity of data points possible. The configurations therefore in-
clude every array size from eight to 104 Strips in increments of four Strips (2 to 26 Tiles
in increments of 1). Within each array size, an instance of each multiple of four (forced
to match the number of Strips per Tile) DCSs possible is further included. For exam-
ple given the array size of 20 Strips, configurations of 5 Tiles and 4 Strips are created
with 4, 8, 12 and 16 DCSs each (notated as earlier as 5x4x4, 5x4x8, 5x4x12...). Clearly
1The problem is fixable, however, time constraints on the compiler writer have meant it was not
possible for this analysis and must be left for future work
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the larger arrays will include more configurations as greater DCS capacities are pos-
sible, this has a visible effect in some of the following overview graphs where metrics
appear to be cyclic with a growing period as the larger array size sets include more
data points. It should be noted that because of this and because not all data points
can be visibly labelled, despite the data being discrete, continuous plots are used so
as to more clearly visually portray the trends and demarcate the periods discussed.
Given the above to begin with the following ideals can be anticipated as a compar-
ison.
• An increase in array size should result in a decrease in execution time as a result
of a shortening in program row count (length) through an increase in execution
parallel width. A limit on the performance gains should exist either where the
inherent parallelism available within the application is encountered or where
the additional communication costs (copy operations) required to operate at
greater levels of parallelism out weighs the benefits.
• An increase in DCS capacity should result in a decrease in execution time as
a result of fewer rows containing division. That is as more rows execute more
division operations in parallel the number of rows that cost the longer latencies
of division should decrease. As with the array size a limit will exist in the inherent
division parallelism available in the application, and while less of a possibility
the potential for communication costs to overwhelm parallel division gains too
also exists in theory.
• A point of optimal efficiency, for a given application, should exist when optimis-
ing for power and for execution time, the two points may or may not be com-
mon.
Figure 5.10 gives a high level view of the effects of both DCS quantity and array
size on, parallelisation achieved and resulting execution times (for a 100 year simu-
lation using a time step of 0.25years). For ease of reading, specific details are only
examined in the caption but two higher level points of significance follow. Firstly, the
steep rate of decrease in execution time in the smaller arrays, slowing quickly to near
inconsequential further performance gains (<1ms for corresponding DCS capacities).
Secondly, the expected lower frequency periodic fluctuations in the series which are
a visualisation of the step wise repetitive listing of DCS capacities, a stepped graph of
array size is shown indicating the step widths. This shows at a high level how, within
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Array configuration: All multiples of 4 array sizes from 2 to 26 Tiles (8 to 104 Strips).and all multiples of 
4 DCS cacpacities within each array 
Highlevel impacts of DCS capacity and array size 
Array size  Maximum row width  Average row width  Execution time
Figure 5.10 – Graph summary of the seven body solar system program compiled for each
Fynbos configuration possible given a strip size of four. An obvious cap on the inherent
parallelism is visible in the maximum row widths and average row widths series. In the
case of this application, the maximum is 60 operations for at least one row in the program
and is first reached in 19x4x20. Such maximum row widths must be infrequent, however,
considering the much lower average row width series values. While the first instance of
the lowest execution time (5.3ms) occurs in the 21x4x48, arrays much smaller and with far
fewer DCSs achieve execution times within <1ms of this. While there are discernible dips
in execution times of the 4 DCS capacity configurations (see two dips between the 10x4x4
and 18x4x4 before it plateaus), this graph is too high level to show if the same pattern is
present for other DCS capacities.
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a given array size, DCS capacity influences performance in an unexpected manner
where greater DCS capacity can cause a drop in performance. Similarly, performance
for the *x4x4 configurations visibly plateau on a local high rather than an asymptotic
low, which is equally unexpected and perhaps occurring in other DCS capacities too.
Plotting execution times for all configurations generated, Figure 5.11a again shows
the initial steep improvement in performance with an increase in resources. The
rough plateau it flattens out into illuminates a composite relationship between ar-
ray size and DCS capacities and its effect on execution time. Figures 5.11b and 5.11c
plot the same data but each removes one axis for clarity.
The regular ridge lines in the plateau show a linear response to specific ratios of
array size to DCS capacity but this is not exhibited across the full range of configu-
rations. Using Graph 5.11b, a notable knee around 16 DCSs is visible, showing that
there is little more to be gained in using any more than 16 DCSs (for this application).
Graph 5.11c alternatively shows the plateauing in performance as different array
sizes are reached for different lower DCS capacity arrays. The 16 DCS knee is instead
visible here as a vertical gap of separation between those configurations with less than
16 DCSs and the rest which merge into much closer proximity floating between 5 and
6ms execution times. The knee in 5.11c less obviously appears to instead highlights
28 Strip arrays the hinge point in array size making a significant impact on execution
times. The 28 Strip array size series is highlighted in black for further comparison in
5.11b too.
Both 5.11b and 5.11c show the regular ridge lines as shifting peaks occurring as
once off highs in each configuration. Why performance should drop in larger or higher
DCS capacity arrays is surprising and undesirable behaviour, and a matter for further
investigation. It appears that in some cases, array size and DCS capacity dependant,
APPRASE makes an error in judgement when parallelising the code. Whether this er-
ror relates to poor instruction promotion, excessive communication, or a lack of DCS
capacity is so far indiscernible, the latter clearly plays a role considering the change
in behaviour in the higher DCS capacity configurations.
Admittedly the time differences under consideration here are less than a millisec-
ond, but given that the program is only simulating 100 years and seven bodies and
executes in between 5 and 14ms (between 7-20% of the total), it may be indicative
of something that would manifest as a much more significant problem given a larger
program and longer run time. Given only this application set, it is impossible to say
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Figure 5.11 – Representations of the execution times for the seven body program compi-
lations on uniformly incrementing Fynbos configurations. Graph (a) plots array size and
DCS capacity on the two horizontal axis with execution time in the vertical. Graphs (b)
and (c) contain the same data with one or the other horizontal axis removed.
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whether these trends are evidence of an error in the APPRASE algorithm or if further
analysis with larger problem sets would show them to simply be inconsequential.
Assuming the later is not the case, with performance so dependant on exact array
configuration Fynbos could only ever be used as a reconfigurable architecture. If each
application required an exactly tuned array the question of pushing the design down
into an ASIC with the performance gains of such as outlined earlier is quickly muted.
In considering the causes for these unexpected trends in performance the first two
anticipated outcomes serve as a starting point that sees program length, communi-
cation trends, division, and parallel efficiency examined in the following. Execution
time will increase if either the program length (number of rows) increases, or if the
cumulative latency of a fixed number of rows is increased due to other factors, or a
combination of both.
5.3.2.1 Program Length
Examining the first of these, program length, a larger array should enable shorter
wider programs for a decrease in execution time, yet Figure 5.12a plots program length
against the array configurations and the previously noted unexpected behaviours are
again visible. Increased program row length, however, is not necessarily a conclusive
indicator of decreased performance. Yet overlaying the execution time series on the
same graph, also shows that two metrics track each other very closely. This suggests
that the advantage to be gained through efficient division parallelisation is not gener-
ally appreciable relative to the total execution time, or that such advantage gains are
accompanied by similar program length reduction, or that there is a mutual combina-
tion of both. The last of these being most likely considering the series are not identical
in form only very similar.
Figure 5.12b shows how array size affects program length for each DCS capac-
ity. The graph is too dense to see easily but if broken down there are three ranges
of DCS capacities apparent 4:36, 40:80, 84:100 (see Figure A.2 for full plots of each).
The first range sees program lengths plateau at local highs, the marked point in Fig-
ure 5.12a shows the 4 DCS series’ plateau starting point. The second covers the shift-
ing peaks also visible in the dense graph, these shift regularly with each increment of
DCS capacity, the peak occurring at the next array size up (for instance at 10x4x64,
11x4x68,...). Finally the third sees a relatively near flat progression where neither DCS
nor array size changes make any appreciable difference in program length. The same
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Comparison between execution time and program length 
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Figure 5.12 – Graphs plotting the number of rows in the schedule produced by APPRASE
for the seven body system on varying Fynbos configurations. In graph (a) these values
are plotted for all configurations with the corresponding execution times overlaid on the
same axis. Graph (b) plots the same program lengths in row numbers for constant DCS
capacities as the array size grows.
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ranges are visible in the equivalent execution time graphs, with slight differences in
presentation.
5.3.2.2 Communication
The factors impacting program length are the same as those affecting parallel effi-
ciency, copy operations, common division parallelisation, and parallelisation of other
instructions. Beginning with the copy operations, while the number of copies fluc-
tuates relative to array size and DCS capacity there is no direct correlation between
these values and increased program length suggesting that communication costs are
at least not directly responsible for the performance drops either. With no clear pat-
tern it is difficult to succinctly show the lack of correlation. Figure 5.13 shows a surface
plot of the number of copy operations used in the program for a each Fynbos config-
uration, comparison of this with the earlier given execution time surface plot (Figure
5.11a) which closely tracks program length shows they are not directly linked.
Independently removing each axis from the surface graph shows no obvious pat-
tern in APPRASE’s use of copy operations relative to array size and DCS capacity, and
no similar pattern ranges as were found in program lengths. For further verification
that copy operations do not affect performance as far as increasing program length
in row count, Figure A.3 contains three profile plots of the program execution row
widths. The first plots only copy operation widths, the second all operations, and fi-
nally one of all operations with copy operations subtracted. The program lengths for
the various configurations are the same with and without the copy operations show-
ing APPRASE is instead able to hide all communication in parallel width.
Figure 5.14 more clearly indicates that DCS capacity has a greater influence on
copy operation use than array size. More significantly, however, it also reveals a key
step at 10x4x4 from which point on all configurations, regardless of array size or DCS
capacity, have at least one row in which 21 copy operations are performed in parallel.
In conclusion therefore copy operations contribute to parallelism not program length
impacting performance indirectly. There use will therefore impact apparent efficiency
due to the increased parallelism. Given that there is no link between copy operations
and program length, they also have no connection to the unexplained fluctuations, or
the pattern ranges seen in program length. Finally, perhaps due to the limited size of
application available, there is no clear evidence of APPRASE using copy operations to
exploit increased array width only of it exploiting increased DCS capacity.
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Figure 5.13 – Surface graph of the number of copy operations required to execute the seven








































































































































































APPRASE's use of copy in different array configurations 
Maximum number of copy operations in a single row
Figure 5.14 – Graph showing the number of copy operations required in various configura-
tions of Fynbos for the seven body application. The coloured series each represent a constant
array size for changing DCS capacity, and portray the total number of copy operations used in
executing the seven body on each configuration. The black series instead plots the maximum
number of copy operations used in a single row for each configuration. The first shows how
DCS capacity rather than array size primarily influences the number of copy operations used.
The step function at 10x4x4 in the second, however, shows a threshold in array size is reached
from which point on to some degree a cap on the exploitable parallelism is reached. This is
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Figure 5.15 – A comparative plot of the different forms of communication used by AP-
PRASE when scheduling the seven body solar system application. Values for all array
configurations are plotted but only the smallest DCS capacity configuration for each ar-
ray size is labelled on the x-axis, as with previous graphs DCS capacity for a given array
size starts at four and increments in units of four. The Export_0 and Export_1 series refer
to a Strip inter-Strip operand communications within a tile, while import refers to inter-
Tile communications.
While APPRASE is able to hide copy communication operation in parallel width,
more significantly the larger proportion of communication is carried out using the
ability to move data while an operation is taking place. Due to how the schedule xml
file is structured it is not reasonably possible to determine the number of dual pur-
posing operations where data is fetched in one Strip for another Strip while the first
Strip sources its operands elsewhere. However, the number of instance in which an
instruction only causes inter and intra Tile communication take place with a NOP
being executed by the sourcing Strip, is shown in Figure 5.15. The number of commu-
nication only NOP operations fluctuates with array size in a similarly unexplainable
manner to other metrics, more detailed analysis of the influence of DCS capacity and
array size shows a similar lack of pattern and at a high level a levelling-off of averages
once once array sizes reach a certain magnitude.
The series labelled with the term export refer to a Strip fetching data from its lo-
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cal memory. In the series labelled “Export_0 Instances” and “Export_1 Instances” (in
dashed lines) represent all instances of data being fetched from a local memory and
therefore are not representative of communication exclusively. In the case of “Im-
port Instance” (also a dashed line), however, all instances represent a transfer of data
between Tiles. For the seven body solar system application inter-Tile communica-
tion clearly dominates over intra-Tile communication but this is likely influenced by
the compiler fault enforced limitation to increasing total Tile count rather than Strip
counts per Tile. For the same reason intra-Tile communication between Strips shows
as a near constant and influenced only by DCS capacity and not array size.
To eliminate false representations of intra-Tile communication within Tiles, those
instructions containing NOP operations but which also fetch values from their mem-
ories are examined as they clearly must be doing so only so as to communicate a
value to another Strip. Examining these series (in solid lines) reveals a number of
behaviours.
• Communication NOP instructions are far more prevalent than explicit copy op-
erations (dotted series), showing APPRASE is capable of not only hiding copy
communication in parallel but also of utilising the dual functionality capabili-
ties of Fynbos instructions.
• Inter-Tile imports remain more common than intra-Tile exports.
• Comparing the number of imports in communication only NOP instructions
with the instances of imports in all non-NOP instructions (“Import Instances”),
on average nearly twice (1156 vs 549) as many mathematical operation instruc-
tions as NOP only importing instructions, are performing both a mathematical
operations and an import operations. APPRASE is clearly capable of utilising the
dual operate and communicate functionality of Strips.
5.3.2.3 Division Capacity and Parallelism
If copy operations do not influence program length but do appear to be influenced by
DCS capacity, Figure 5.16 shows there is a relationship between program length (or
execution time) and parallelisation of division. For the range 8:44 of array sizes, AP-
PRASE manages to gain performance as expected, an increase in DCS capacity results
in a decrease in the number of rows performing division and thereby a reduction in


















































































































































































































































Figure 5.16 – These six graphs offer a comparative view of the number of rows perform-
ing division in various configurations (a,c,e), relative to the execution times for the same
configurations (b,d,f). Series are presented for each array size relative to DCS capacity.
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lower DCS capacities. However, beyond the 16 DCS knee the unexpected behaviour
(of increased DCS capacities causing spikes in execution time or division row counts)
returns. In the case of these the two metrics fail to correlate. For instance in Figures
5.16e and 5.16f, where parallel division is worst in the 80 Strip array (43 rows versus 27
at its best) is at 64 DCSs, yet execution time for the same size array spikes at 56 DCSs
(6.3 vs a best 5.4 ms).
In conclusion therefore while DCS capacity obviously influences division paral-
lelism (and up until configurations containing around 44 DCSs the number of rows
containing division operations decreases relatively steadily) in larger arrays contain-
ing more DCSs the effect appears more random and is currently not understood.
While this additional parallelism in the smaller arrays cannot be tied directly to any
reduction in program length in rows, it is clearly linked to the reduction in execution
time at least in the lower array sizes.
5.3.2.4 Power Efficiency
Having shown that increased DCS capacity and array size, with the accompanying
increase in division parallelisation, improves the execution times it remains to include
the equally important component of power consumption. Lacking accurate power
data for executing the solar system on Fynbos efficiency in resource use is instead
adopted as a substitute.
Figure 5.17 plots an efficiency measure ALU packing efficiency, achieved by AP-
PRASE when parallelising the seven body solar system against the range of Fynbos
configurations. ALU packing efficiency represents the ratio of Total instruction1 : To-
tal instruction opportunities, and is representative of how well APPRASE and an ap-
plication have used the resources available.
1Packing efficiencies are calculated using the xml schedules produced by DAREA. The values re-
ported here are conservative representing the efficiencies of the program main loop (a time step itera-
tion) and excluding all NOP operations that exist purely to afford opportunities for Strip export or import
of data. Only the main loop operations are included as the few additional statement exist purely to in-
dicate to the LOAD file constructor where various initial condition data values should be loaded but
play no part in execution. The NOP operations are excluded as operations performing Fynbos specific
work rather than work specific to the application. As a point of reference the packing efficiency for the 7
body application running on the 7x4x16 configuration has a packing efficiency of 46%, if the NOP oper-
ations that serve only to enable data movement and loading are included this rises to 68%. On average
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Figure 5.17 – ALU packing efficiency for
fixed DCS capacities across a range of array
sizes. ALU packing efficiency is calculated as
ProgramInstructions/ [RowsInProgram ∗No.Strips ∗No.T iles].
The data point labels indicate in order; DCS capacity (series),
and ALU packing efficiency(value).
This is most useful in
comparing how different
applications make use of
the same resources, but
Figure 5.17 uses it to reit-
erate once more the mu-
tual dependence DCS ca-
pacity and array size have
on one another in achiev-
ing performance and ef-
ficiency. The knee at
16 DCSs is again visible,
this time as the merging
of the series containing
more than 16 DCSs, but
more obvious is the rapid drop in efficiency with increasing array size. These values,
however, need to be considered in conjunction with execution times. Unfortunately,
to achieve the shortest execution times significant array size is needed but only very
temporarily leading to what is measured here as inefficient resource use. As would be
the case in hardware where dynamic and particularly static power losses increase on
larger chips, a larger array, if not fully utilised throughout the application execution,
carries a great deal of resources that are only used briefly for a very small portion of
the work.
To consider both metrics together, Figure 5.18 plots ALU packing efficiency and
execution time together for a range of Fynbos configurations around the apparent
optimum for the seven body system (20-44 Strip arrays). As the horizontal represents
increasing DCS capacity, based on the above it is expected that the execution time se-
ries (dotted lines) will merge beyond the 16 DCSs knee point, which they do around
6ms. Alternatively the efficiency series (solid lines), as expected, exhibit dropping ef-
ficiencies for larger arrays. Reading both the 28 Strip array appears to be a reasonable
compromise for this application specifically at 16 DCS achieving 46% packing effi-
ciency and 6.02ms execution time.
It has already been noted and is clearly visible in the data already examined that
the seven body solar system does not stretch the resource limits of the available Fyn-
bos configurations. But to show how APPRASE is capable of effectively using resources
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28, 16, 0.46 





























































Figure 5.18 – In solid lines ALU packing efficiency for a limited range of array sizes is
shown. On the second vertical axis and in dashed lines the corresponding execution
times for the test case seven body system are shown. The horizontal axis represents the
progressive increase in DCS capacity. Labels in the graph indicate in order, array size in
Strips (series), DCS capacity (category), axis appropriate value
as a task is scaled, the following Figure 5.19 compares the ALU packing efficiency
(solid lines) and execution times (dotted lines) of incrementing numbers of solar bod-
ies simulated on various Fynbos configurations. As is to be expected execution time
increases with problem size, but satisfyingly so does efficiency in a matching manner.
The effect of array size shows the same efficiency drop with array size, but the 28 Strip
16DCS array of Figure 5.18, stands out as both offering the lowest execution times
for all problem sizes and interestingly the smoothest scaling progression. The sharp
transitions in the alternative series (all of which only support 4 DCSs) is perhaps a
useful indicator of less than optimal configuration for an application where APPRASE
is required to make borderline decisions.
5.3.3 APPRASE-Fynbos Real-world Performance
Finally while industry standard benchmark comparisons cannot be run the following
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Figure 5.19 – In solid lines ALU packing efficiency for a range of array configurations is
shown as the application problem size is increased. On the second vertical axis and in
dashed lines the corresponding execution time series are shown.
a standard server system representative of what a HPC node might consist of. The For-
tran run on both systems is identical except that on the server native SQRT rather than
Heron’s method is called, and the output write statements are commented out. In the
case of the latter, while the write statements cause Fynbos to copy its results back to
the host this is done in parallel adding nothing to its execution time. Including the fi-
nal time delay of sending the final packet and writing from the server’s receive buffer
to memory is difficult to measure and is unlikely to require cost time than if the server
side code was required to write its results back to main memory on every iteration. To
ensure sufficient run times for reliable power consumptions results simulations were
set to run for 100 000 years using a four hour time step.
The Xeon is clearly considerably faster, between 100 and 4X times faster, depend-
ing on the number of bodies considered and if the FPGA or hypothetical Fynbos ASIC
is the comparator. However, given the differences in clock speed (3.6GHz vs 400 and
100MHz), and the technology base (32nm vs 65nm), it is notable that the Xeon only
achieves a 4.4X speed up relative to the hypothetical 65nm ASIC Fynbos and with only
7 bodies in the system. Given the qualifications around how the hypothetical ASIC
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Table 5.8 – Execution time in minutes of the solar system application as its problem size
is scaled. System specifications for the server system are as follows; 32nm 4 CPU (two
hardware threads each) 3.6GHz Xeon X5687, 64GB DDR3, Ubuntu 12.04.3 LTS, gfortran


















1 0.2 18.0 4.5 22.05
2 0.2 19.7 4.9 24.50
3 0.5 23.3 5.8 11.60
4 1.0 27.4 6.8 6.80
5 1.6 34.6 8.6 5.40
6 2.3 44.9 11.2 4.90
7 3.1 55.0 13.7 4.40
clock speed was derived this result could be either an over or under estimate.
While execution times lengthen in all cases as the problem size is increased, the
difference between performances on the different systems narrows showing Fynbos-
APPRASE’s ability to take advantage of the increasing available parallelism in the ap-
plications. Admittedly, the Xeon version is entirely sequential and is compiled with
minimal optimisations (using the gfortran -funroll-loops option worsened run times
by ~3X). But this is an appropriate comparison when positioning Fynbos where it
would be used under similar circumstance, a node within a cluster running sequen-
tial code, traditional parallelism having already been applied at a higher level so far
as node divisions are concerned. The only further step that might be carried out is
threading the application into between 2 and 16 threads, which is still shy of the 28
Strips Fynbos is utilising.
Examining the power costs involved Dell’s OpenManage Server Administrator tool
which monitors CPU power consumption registered 140W when idle with only a sin-
gle user logged in, and 189W during execution of all of the application sizes. Sub-
tracting the two the Xeon consumes 49W when executing any one of the solar system
application (1-7 bodies). This is in stark contrast to the <4W conservatively of Fynbos
on the V5 (including I/O) to do the same.
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Therefore comparing the 7 body application on the Xeon and the V5 FPGA (see
Table 5.8); a 18X (55.0/3.1) slowdown achieves a 12X (49/3.9) decrease in power costs.
More impressively, comparing the Xeon with the hypothetical 65nm FPGA; a 4X (13.7/3.1)
slow down achieves a 176 (49/(3.9/14)) decrease in power costs.
5.4 Summary and Conclusions
Considering the research goals originally set out in Chapter 1, the following sum-
marises what has been shown in this chapter regarding the hardware components,
software components, and joint APPRASE-Fynbos system.
5.4.1 Hardware
• The limits on Fynbos’ scaling on the V5 (maximum 8x7x4) were due primarily to
a lack of logic resources leading to congestion and a maximum clock speed of
100MHz. On the V7 (maximum 10x11x4) while not limited by logic the number
of fast interconnects between regions meant higher speeds or larger arrays were
not possible. In both cases the limit was reached due to limits in the substrates
that may have been removed given an ASIC, but both also hint at the fundamen-
tal design limit anticipated by the design compromises made.
• Within the scaling limits encountered division capacity was not found to be a
primary scalability limiting factor (consider that both a 100 STrip array with 97
DCSs and a 110 Strip array with 4 DCSs met timing on the V7) and only enacted
a falling 12% drop in efficiency for a 24 fold increase in DCS capacity (in the ASIC
implementation of 10x10x4 vs 10x10x97).
• In the case of the interconnect exponentially scaling costs can be tempered by
employing higher Tile counts with fewer Strips but obviously only to the degree
an application and required performance will allow for.
• Aside from the costs in BRAM it was shown that increasing memory capacity has
a near inconsequential impact on resource consumption. In an ASIC context it
could therefore be scaled to as large as is worth while for a given application and
considering the trade-off will be for further Strips.
• Fynbos achieves the many-core goal of spending the largest proportion of re-
sources on ALUs with 46% of power consumption going to the ALUs and only
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26% to control. Considering the division module in a division capable ALU con-
sumes 78% of that ALU’s power this ratio is conservative and would favour the
ALUs even more in an array supporting division in more than 10% of its ALUs.
In resource use this comparison is more complicated on FPGAs but ALUs con-
sume 43% and 56% of LUTS and registers while 48% and 9% of same are spent
on control.
• Where the power costs of data movement are forecast to be a point of consider-
able concern in designing exascale systems, Fynbos’ interconnect spends only
15% of its small power expenditure on the interconnect and control paths.
5.4.2 Software
• Again considering the goal of scalability and this time including efficiency, the
largest array justifiably scaled and implemented on a hypothetical 28nm ASIC,
is a 387MHz 4096 Fynbos providing 60.5GFLOPS at 62GFLOPS/W (calculated
with the given assumptions and constraints these values should be considered
as only approximate and within the correct order of magnitude). While this effi-
ciency is higher than any other architecture reviewed (the next closest is Epiphany
at 50GFLOPS/W), its raw performance is absurdly low. This indicates that with
the current design, in order to compete multiple Fynbos cores would have to
be joined in one of the earlier proposed manners, or a significantly higher clock
speed would be needed dropping its efficiency.
• The limiting factor on Fynbos’ raw performance is the latency of each operation.
While pipelining as a technique was discarded in Chapter 4 due to lack of com-
piler support, this is clearly needed if Fynbos were to ever be competitive. While
the compiler deficiency might have been compensated for entirely in hardware,
it would have gone against the minimalist design goals.
• While peak theoretical performance is not the only relevant measure, baring a
means of comparative benchmarking, the commercial architecture Kalray, on
specifications alone appears as if it would offer greater performance than Fyn-
bos for similar power efficiency and has the added advantage of already being
available for purchase. Its FPU and ALU pipelines, and support of C/C++, POSIX,
and OpenMP, while requiring code modification to match their model, make it a
recognisable competitor for the HPC domain. As a commercial product lacking
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an application benchmarking opportunity or low-level details of the architec-
ture a conclusive comparison cannot be drawn.
• Considering the expected software outcomes:
– An increase in array size did result in a decrease in execution time through
a combination of shortening in program row count and an increase in exe-
cution parallel width.
– Parallel width was most influenced by DCS capacity rather than array size,
up until a maximum for a given application was reached. Beyond this point
parallel width, program row length and the resulting execution times tended
to plateau.
– The increase in parallel width of divisions resulted in a decrease in execu-
tion times.
– Within the effective plateauing, however, an unaccounted for behaviour
exhibits in which APPRASE produced longer execution time schedules for
some particular more highly resourced arrays. In execution time, program
length, and average row widths, these spikes are regular but have no obvi-
ous cause. The configuration in which they occur are innocuous other than
to be a regular distance apart. Neither the quantity of copy operations or
number of rows containing division shows any direct correlations to such.
While of little consequence in the given application, with no resolution on
the cause further testing is warranted to determine such and if larger appli-
cations will see similar behaviour amplified until it is of concern.
– Communication is not a limiting factor on performance as APPRASE is able
to effectively hide it in parallel width, avoiding any lengthening in the pro-
grams row counts.
– A point of optimal efficiency and performance does exist for the given ap-
plication, although which exact Fynbos configuration is best will depend
on the power budget and maximum acceptable execution time as the two
factors do not converge on a common optimal configuration.
– Execution times for the same application appear to fluctuate in an unex-
pected manner with unexplained peaks for more and less resourced arrays.
While apparently having a small effect in this case study, they are plausibly
indicative of a problem in the APPRASE algorithm that would cause larger
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differences in a larger or longer application. If this is the case arrays would
either need to be finely tuned to an application (muting the question of an
ASIC implementation) or the cause resolved and removed.
– Program lengths track execution time fluctuations nearly identically mean-
ing the fluctuations are at least linked to program length and how APPRASE
parallelises code and not a function solely of division parallelisation.
– There are different ranges of array configuration (in array size and DCS ca-
pacity) within which these unexplained spikes in execution time occur with
a regularity. Examining the number of divisions per row three ranges of
shared behaviour are visible (array size ranges:0:44, 48-72, 80-104 Strips).
Examining execution time three ranges of shared behaviour are also visible
(DCS capacity ranges:4-36, 40-80, 84-100 DCSs). However, the peaks in ex-
ecution time or dips in division row width, do not correlate with each other
when comparing the same array configurations
• Concerning communication:
– Copy operations have no obvious link to the fluctuations in execution time
and have no direct impact on performance as far as making the program
longer in row count is concerned.
– DCS capacity influences copy operation use more than array size, with low
DCS capacity causing a spike in copy presumably to enable operand to
reach them, once a DCS threshold is reached, however, the quantity of copy
operations shows no explicable trend.
– There is no clear evidence of APPRASE using copy operations to exploit in-
creased array width.
– Copy operation use does not play a major role in influencing program length
and thereby does not directly at least influence execution time. This means
APPRASE appears able to hide communication costs, which presumably
indirectly facilitates performance gains through greater parallelism although
this is not directly visible as a correlation.
– Copy operations do contribute significantly to parallelism (showing AP-
PRASE is effective at hiding the operations in parallelism) and so will be
a secondary force increasing efficiency.
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– Communication of data via the provisions for such in instructions is utilised
in ten times as many instance than the copy operations showing APPRASE
is further capable of utilising the dual operate and communicate function-
ality of Strips.
– The quantity of inter-Tile communication revealed is clearly influenced by
the constraint on Strip counts within Strips suggesting the number of copy
operations may also have been artificially lowered.
– Communication only NOPs, on average, added a further 60% more instruc-
tions to a program’s contents but are also hidden in parallelism.
– A step in the plot of maximum number of copy operations in a single row
at 10x4x4 (Figure 5.14), does not appear to directly influence or cause any
of the changes in behaviour discussed.
• Concerning division capacity:
– For the seven body solar system application DCS capacity has a significant
and predictable influence on execution time that is greater than the impact
of array size. It reduces execution time particularly by parallelising more
division operations into fewer rows as opposed to only by finding greater
parallelism.
• Concerning efficiency:
– In the absence of accurate power values the ALU packing efficiency metric
provides an analogous metric. As was found with execution times, array
size and DCS capacity affect consumption. Smaller arrays achieve higher
efficiencies than larger but also result in longer execution times, both met-
rics need to be read together.
– The optimal configuration for the solar system appears to be 7x4x16, for
1 to 7 bodies. For larger body counts presumably there will be a further
threshold beyond which greater array and DCS capacity will be beneficial.
– APPRASE is capable of using resources efficiently as problem size scales. It
will be most effective if given a deduced optimal configuration. Sporadic
behaviour with an increasing problem size may be indicative of less than
optimum Fynbos configurations, the specifications of which will inevitably
change as certain thresholds are reached with the problem size.
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– Neither DCS or array size have an obviously greater impact on efficiency or
performance.
• Comparing the seven body application on the Xeon and the V5 FPGA a 18X
(55.0/3.1) slowdown achieves a 12X (49/3.9) decrease in power costs. More im-
pressively, comparing the Xeon with the hypothetical 65nm FPGA a 4X (13.7/3.1)
slow down achieves a 176 (49/(3.9/14)) decrease in power costs.
• Without an appropriate comparator it is not possible to conclude on whether or
not APPRASE is finding all parallelism available and if it is producing the best
(performance and energy efficiency wise) schedule. The above does, however,
show it to be capable of concealing overt communication in parallel with func-
tional operations (the number of data transfers carried out within instructions
is not available data), be capable of exploiting greater parallelisim and achieving
greater efficiencies as a problem size grows, and be capable of exploiting addi-
tional width and DCS capacity in conjunction to gain a reduction in execution
time through optimal operator parallelism in addition to parallelism in general.
• Finding the optimal configuration for a given application, with the current ver-
sion of APPRASE, will involve a degree of testing and will mean selecting an ac-
ceptable efficiency and execution time range.
• Finally in the solar system case study, comparison of the X and Y co-ordinate
results generated on different show a difference. When running the Fortran pro-
gram on an x86 based CPU, and the APPRASE schedule of the same fortran pro-
gram on Fynbos or its simulator, in single precision, the results begin to diverge
as the solar simulation is run for lengthening time periods. While it is known
that single precision is often insufficient for HPC applications, it needs to be es-
tablished whether this divergence is due to APPRASE or not. Comparing the re-
sults generated on the FPGA with those of the Fynbos simulator shows no differ-
ence at all in results comparing double or single precision versions), indicating
that the underlying FPGA FPU hardware is not the cause despite its incomplete
implementation of the IEEE754 FP standard. Comparing results generated on
a FPGA implemented Fynbos configuration supporting double precision FPUs,
with a version of the application using REAL*8 variables running on an x86 sys-
tem, also shows no difference. Comparing results generated on a FPGA im-
plemented Fynbos configuration supporting only single precision FPUs, with
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a version of the application using REAL*4 variables running on an x86 system,
however, reveals the growing divergence noted.1 As an anticipated problem, for
which software double precision routines that exploit many-cores abundance
of PEs has already been proposed, and brevity this problem is not examined
in more detail here. It must be noted, however, as a point of concern and fur-
ther work recommended, theoretically proving that the schedule produced by
APPRASE is not any more of an influencing factor in this error beyond the con-
sequences of reordering that result from floating point not guaranteeing asso-
ciativity.




This work began by presenting the theoretical benefits of the many-core model. This
model was proposed by others in the face of the ILP, memory, power and utilisa-
tion walls being encountered by industry, and the resulting clear need for a new ap-
proach to computational processing. For any new approach to counter these barriers
it will need to offer significant energy efficiency gains alongside a practical avenue
to further performance. Fabrication process improvements, application parallelisa-
tion, and many-core architectures can theoretically achieve the required hardware
efficiency requirements of this by counteracting a drop in clock speed with exten-
sive fine-grained parallel processing in the form of logically simple PEs. Switching to
any new model will entail encountering the problem of legacy code, amongst many
others, given the nature of the many-core model the problem of software migration
and programmability is further exacerbated by the real difficulties involved in finding,
coding, and scheduling the fine degree of parallelism required.
Having been provided the APPRASE pipeline, a compiler possibly capable of not
just finding the degree of parallelism many-core requires and of using static schedul-
ing to replace hardware control, but also of operating on specifically legacy serial For-
tran codes, an attempt to apply this model to HPC was selected as an avenue of in-
vestigation. HPC lends itself to being a many-core target, this is partly due to its users
familiarity with parallelism, but more significantly because of the possibility of side
stepping Amdahl’s law with Gustafson’s law as a consequence of the nature of the ap-
plications.
Fynbos as the result of this investigation, is an attempt at creating both an archi-
tecture representative of the hypothesised many-core model, and also one capable
of meeting the needs of the HPC domain. Targeting HPC means both FP support
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and MIMD operation are necessities which add complications and restrictions to the
hardware design. Having considered the implications of both the design goals of
many-core and HPC, Fynbos is adapted to be scalable but not infinitely so, and is
instead targeted at the position and role of a HPC cluster node core.
In designing Fynbos to match APPRASE (rather than creating both a compiler and
architecture simultaneously) compromises were inevitable and have lead to recom-
mendations for changes in both. The following first summarises these recommenda-
tions again, following which conclusions regarding Fynbos, APPRASE, and how each
serves the many-core hypothesis are given separately. Finally the conclusions that
have been drawn throughout the document are drawn together so as to answer the
research questions originally made in Chapter 1, and based on this draw final conclu-
sions regarding the given hypothesis.
6.1 Further Work Required
The following section is divided into recommendations pertaining solely to hardware,
solely software, and finally those that are only relevant if effected in both.
1. Changes and additions required to the hardware only of Fynbos.
(a) Implementing hardware support for fine-grained power control of PEs.
2. Changes and additions required only for the software stack:
(a) Software support for utilising excess parallel hardware to circumvent hard-
ware defects.
(b) The unexplained behaviour exhibited in the performance of the solar body
application on some Fynbos configurations remains unexplained. Further
testing and tuning are needed to determine why, in specific instances, greater
resource capacity in both array size and DCSs, leads to a worsening in per-
formance of the same application, relative to similarly but differently re-
sourced arrays. All tests thus far indicate there is no single source cause
but that array size, array configuration, and DCS capacity are all influenc-
ing factors in how APPRASE responds. Further it has been established that
the sporadic increases in execution times are not solely due to an increase
in program row length, or poor parallel scheduling of division, or otherwise
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similar latency operations but a combination of both. Due to testing lim-
itations it has not been possible to determine if this behaviour is simply
a function of a small application in large Fynbos configurations or if it is
indicative of an underlying problem.
(c) Fix the problem restricting flexibility in number of Strips per Tile.
(d) In order to target a cluster of Fynbos nodes as proposed, the software in-
frastructure to use such needs to be developed. Such code would be re-
sponsible for splitting codes into units for issue to different Fynbos array
nodes based on standard compiler pragmas, and correctly distributing the
data accordingly. In addition, this would most likely also entail targeting
and selecting between a range of architectures in addition to Fynbos ar-
rays.
(e) Along with the above point, if any significantly large codes were to be run
on Fynbos, in which multiple memory load stages were required (for in-
struction or data memories or both), the suggested investigation into and
implementation of a re-load protocol is needed. Such an investigation may
also require consideration of not just quantity but also speed of reloading
with memory bound applications in mind.
(f) As stated in Chapter 1, regardless of APPRASE’s capabilities parallelism in
an algorithm will ultimately be limited by the underlying algorithm. New
algorithms taking into consideration both the high and low levels of parallel
execution are needed.
(g) In line with the many-core target of simple PEs, in order to provide suffi-
cient precision for HPC applications, software implemented double preci-
sion (and other application specific precisions) was proposed as the appro-
priate means considering also the abundance of PEs. Implementing this is
both something that has already been done by others and beyond the scope
of this work but is nevertheless still noted as required future work.
(h) A simple further optimisation possible would be to include compile time
checking for expressions for which the results are already known such as
a∗0.




(a) Implementing hardware and software support for multi-Fynbos array de-
signs with multiple I/O ports and control units.
(b) Implementing hardware and software for frequency scaling on Fynbos ar-
rays in the hypothesised multi-Fynbos system.
(c) Implementing hardware and software support for a form of predication
such as the one described that exploits the abundance of parallel PEs avail-
able.
(d) Implementing hardware and software support for pipelining and overlap-
ping of execution cycles.
6.2 Fynbos and Many-core Architecture Conclusions
Conclusions drawn in the following regarding a hypothetical porting of Fynbos to an
ASIC, and how such a chip would preform, should be read within the context of the
assumption made (see Section 5.2.1.2). These assumptions while justified and rea-
soned do mean a measure of error is expected in the exact values derived. However,
in all cases the assumptions taken were all cautious and conservative, and the con-
clusions drawn are believed to be appropriate.
Matching the hardware requirements set out in Chapter 1 regarding the many-
core model:
1. The Fynbos Strip is representative of an appropriate HPC many-core PE in sim-
plicity and capabilities lacking only further functionality not possible in the given
environment and situation.
2. The clock speed on the FPGA is lower than in similar designs but if ported to
an ASIC simple scaling means the clock speed would be on par with these other
designs which are also implemented as ASICs. The low clock speed of 400MHz
for such a design is in line with the many-core target.
3. The design, while not infinitely scalable, should theoretically scale to 4096 PEs
on a ASIC meeting the target of thousands of PEs. This is considered more ap-
propriate than an infinitely scalable design as the data sharing capabilities of
the Fynbos design are essential if the degree of fine-grained parallelism required
to achieve performance is to be found in applications, and it is already known
that applications can be distributed with a degree of module independence and
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there is no reason to forgo exploiting such higher levels of parallelism. This scal-
ability is largely a result of static scheduling enabling the use of a distributed
memory system (rather than a shared cache) without incurring the hardware or
communication costs of managing it.
4. As best as can be determined Fynbos is a novel contribution particularly to the
many-core architecture design domain. Fynbos’ combination use of static schedul-
ing with its unique interconnect (a compromise in long lines and interconnec-
tivity, managed by static scheduling and programmability) and use of distributed
memory, achieve significant scalability without sacrificing the data sharing ca-
pacity necessary if the level of fine-grained parallelism required in applications
is to be exploitable. Further novel contributions include the use of software im-
plemented operators in a many-core to achieve simplified hardware and find
greater application parallelism, and the incorporation of overlaid communica-
tion into the same control and data pipeline as the arithmetic pipeline.
5. The interconnect does not exploit any domain specific communication charac-
teristic. While certain applications will perform better on it than others, in a
reconfigurable environment the Tile-Strip configuration will provide flexibility
in tuning the array to an application’s communication pattern. Unfortunately
given the circumstances described this aspect could not be as fully explored as
desired in Chapter 1.
6. This investigation has only added weight to the conclusion that a reconfigurable
target is inappropriate for a many-core HPC architecture. This conclusions is
draw based on a number of factors; the design limits encountered on the FP-
GAs targeted, the efficiency and area gains possible with an ASIC, and the de-
termination that the interconnectivity rather than logic costs of implementing
extensive division support was the scalability limiting factors in Fynbos. In the
case of the last of these the reasoning is as follows. Without configurability DCS
capacity will need to be statically enabled in all or most PEs, but in conjunction
with fine-grained power control this division logic could be used as dim silicon.
This would therefore be following the advisory to exploit available transistors for
efficiency and performance gains where ever possible given their abundance.
The net result being that if division logic in each PE (and other similar operators
within reason) is not going to restrain scalability there is no further reason to
199
6. CONCLUSIONS
retain reconfigurability. A final factor in this equation that cannot be evaluated
here, however, is the cost of increased static power from a larger chip.
7. The similar advisory to spend unused transistors on memory as a form of dim
silicon, can also be applied to Fynbos as the costs of larger memories are incon-
sequential.
8. Fynbos achieves the many-core goal of spending the largest proportion of re-
sources on ALUs with the conservative ratio showing 46% of power consump-
tion going to the ALUs and only 26% to control.
9. Fynbos succeeds at keeping the interconnect power costs low (15% of total con-
sumption).
10. While only just over 100 PEs were achievable on the available FPGAs, area, power,
and speed scaling parameters predict that up to 4096 Strips could be imple-
mented on an ASIC meeting the original goal of "hundreds to thousands of PEs".
11. Fynbos is likely to run into the same problems as Imagine [Ahn et al., 2004] did
in that when an application is memory rather than compute bound its perfor-
mance will drop when the problem set fails to fit on-chip. Multi-Fynbos systems
may be able to avoid this but in such cases a streaming or memory appropriate
architecture is likely to simply be more appropriate.
12. Comparing Fynbos to the only other architecture to rely so extensively on the
compiler and find use in HPC, where VLIW architectures have traditionally strug-
gled to fill the width of the processors, Fynbos is much less restricted in what can
be parallelised as all PEs can support the same range of operations and even
when not the case the width of Fynbos is so much greater than a VLIW (lack-
ing the restriction to fitting everything into a single instruction) that the slight
limitation on DCS capacity for instance is less of a hindrance. Further, with-
out a cache Fynbos is able to predict the latencies of everything thereby find-
ing additional exploits and avoiding any complexities of stalling or flushing data
paths. Where Itanium has support for branch prediction and predication, how-
ever, Fynbos is still lacking such.
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Matching the requirements regarding many-core programming set out in Chapter 1
and elaborated on more fully in Chapter 2:
1. Software Design
(a) There is a clear line of influence on APPRASE from the original AD-10 archi-
tecture and the requirements of that system and its applications. However,
given the results available, there is no obviously negative impact from such,
only constraints and avenues taken that may or may not be worse than an-
other. The largest impacting hereditary factor is most likely the use of static
scheduling and the performance hurdles dynamic code can encounter with
such.
The use of static scheduling and its exploitation of detailed low-level knowl-
edge of the target architecture (Fynbos in this case) represents a design de-
cision (albeit an imposed one). This decision enables Fynbos’ unique pro-
grammable communication infrastructure, which tests have shown is used
effectively by APPRASE to overlay communication and operations in paral-
lel with one another. Further, static scheduling enables APPRASE to ensure
optimal temporal and spacial locality of data, allowing for the distributed
memory system needed for scalability to be used.
The disadvantages of static scheduling, however, have not been compen-
sated for in this work, and without implementing the revisions proposed
above it is difficult to judge whether they are a removable barrier or not.
It can be argued, however, that static scheduling in combination with the
correct dynamic code mitigating tactics is highly advantageous to a many-
core based design. This is based on; the results presented in the litera-
ture reviewed which argued that static scheduling affords many optimi-
sations appropriate to a many-core that are otherwise unavailable, what
static scheduling has enabled in this work, and the complexities of many-
core programming explored in this work.
(b) In various ways APPRASE meets or would easily fit into a model created
to meet six out of the eight ideals laid out for a many-core programming
model in Chapter 2. It is difficult to separate how each of these is han-
dled by static scheduling and the use of autoparallelisation, each being a
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result of the combination created in APPRASE. But broadly, the complexi-
ties of many-core memory management, multi-level PE hierarchy, and het-
erogeneity (of PEs within a many-core but not of different processor ar-
chitectures within a larger system) are handled by the scheduling process.
And ease of programmability, support of heritage codes, and avoidance of
the complexities of extreme parallelism debugging, are each side-stepped
by enabling the traditional sequential programming model to be used un-
guided as regards parallelisation, and through the support of the Fortran
language.
The two ideals not met are enabling fine-grained control and portability.
As discussed in the original statement, the first of these is tied to the di-
vision of labour between software and hardware and given the system de-
sign created, hardware control not easily possible in the prototyping envi-
ronment used was necessary, and has therefore been identified as recom-
mended further work for both domains. In the case of the second, APPRASE
is clearly not language portable in its current form, whether the same tech-
niques applied in the APPRASE pipeline could be applied to other languages
requires further study to determine. Regarding functional portability, and
heterogeneity of multiple different architectures in the same system. With
such low level knowledge being key to performance the characteristic of ar-
chitecture independence is difficult to add. APPRASE’s flexibility and abil-
ity to adapt to varying configurations of Fynbos does indicate that it could
be made to accommodate a limited range of hypothetical many-core ar-
chitectures, but it is unlikely that it would be able to optimise the sched-
ules sufficiently for such without extensive reconstruction work providing
it with the low-level factors in each to be accounted, such as how impor-
tant parallelising division operations with each other is in Fynbos. This tar-
get of multi-architecture support is a higher level systems software prob-
lem and not within this work’s domain of targeting programming a node
in a larger cluster. Instead the work reviewed on DSLs [Chafi et al., 2011]
and a compiler capable of selecting the optimal hardware target is noted
as a promising approach into which APPRASE and similar systems might
be fitted. Doing so, however, would loose the benefits of Fortran support.
Finally performance portability, which is intrinsically linked to this matter
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of functional portability, is most likely with an automated process if func-
tional portability can be achieved, but given that finding performance is
now a matter of finding ever very low level optimisation available, it is un-
likely.
(c) It is note-worthy that in comparison with other parallelising compilers, the
lack of a cache specifically opens up many opportunities for performance
gaining exploits and optimisations as there is no possibilities of stalls.
(d) The potential of automatically parallelising a language so dominant to the
HPC community as Fortran was a primary motivation for this work. This
has now been shown to be possible, that extracting parallelism from AP-
PRASE requires no guidance from the user on best parallel opportunities,
and the code therefore requires no editing other than to ensure appropriate
I/O and operator calls.
2. Software Analysis
(a) The theoretical peak performance of Fynbos is far below its competitors
due to its long operation latency rather than clock speed. Pipelining of such
is necessary if it is to be competitive, this can be implemented with minimal
additional hardware and further software control.
(b) While Fynbos is more efficient than any of these competitors, relative to the
stated required exascale pico Joules per operation, the predicted ASIC effi-
ciencies for even Fynbos remain an order of magnitude out at nano Joules
per FLOP.
(c) APPRASE is capable of using additional DCS capacity and array size for in-
creasing parallel gains and thereby reducing application execution time,
this is also true when the application problem set is increased in size.
(d) APPRASE is capable of hiding communication work behind arithmetic op-
erations, using this means of data movement ten times more often than the
more explicit copy operations.
(e) APPRASE uses the more obvious form of data movement communication,
copy operations, predominantly to reach division capable Strips rather than
to exploit greater array size. These operations are always hidden in parallel
width and do not increase the latency of an application but rather reduce
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it by improving the use of available DCS capacity and parallelising greater
numbers of division operations with each other.
(f) APPRASE is able to optimise an application schedule by scheduling as many
division operations in parallel as possible. Part of enabling an optimal ver-
sion of this is having an array size sufficiently large to enable a handful of
very wide execution rows that occur perhaps even only once in a complete
application.
(g) APPRASE is effective at transforming sequential Fortran code into parallel
code for execution on the Fynbos architecture. The sequential seven body
solar system application executes on the hypothetical Fynbos ASIC in 12
times the time but using 149x less power by executing with an average par-
allel row width of 12.1
6.4 Hypothesis Conclusions
In light of the above therefore, the following conclusions to the research questions are
therefore the hypothesis (re-stated here) are drawn:
That a many-core architecture designed to match the legacy APPRASE Fortran autopar-
allelising pipeline, can achieve improved compute efficiency over a traditional super-
scalar sequential core, while still providing performance when executing HPC codes,
making the APPRASE-Fynbos system approach a viable option in tackling the walls
currently facing the computing industry.
Based on the literature reviewed, including the papers first proposing the many-
core model and other architectures with similar characteristics, Chapter 1 described
a range of characteristics expected and desirable in a many-core. It has been shown
how Fynbos has targeted these characteristics as design goals throughout the devel-
opment process, and succeeded in matching the majority of them. Where character-
istics have not been met the reasons for such have been explained (predominantly
limitations of the development environment and APPRASE). Further fully MIMD op-
eration is possible as specified, as are the other numeric and generality of functionally
requirements of the HPC domain. The largest discrepancy between the many-core
model proposed in the literature and what has been described here is the lack of in-




has presented not as a sea of PEs to be run with a traditional sequential core but as a
co- processor, which could nevertheless still be implemented on the same chip as a
traditional core. If such were to be done, however, based on the manner of operations
APPRASE-Fynbos takes and literature reviewed, it appears inadvisable to incorporate
a shared memory between the traditional CPU and Fynbos other than in a manner
that ensures atomic access by both.
Considering the challenges of programming a many-core architecture in a HPC
environment, this work was limited to the problems of programming the many-core
only, proposing only that traditional cluster management and application distribu-
tion tools be retained to continue exploiting higher levels of parallelism and facili-
tating integration of new architectures. At the level addressed therefore, is has been
shown that APPRASE is effective at transforming sequential Fortran code (highly preva-
lent in HPC legacy codes which will need porting to any new architecture) into parallel
code for execution on the Fynbos architecture. Given APPRASE’s development stage
this is, however, not true for the complete scope of the Fortran language but a practical
subset. APPRASE is further effective at hiding data movement (inter-PE communica-
tion) in both parallel width (not increasing application latency) and in arithmetic in-
struction execution using Fynbos’ unique dual functionality instructions that enable
both communication and arithmetic operations to be encoded in a single instruction,
control path and data path. This resulted in a high efficiency and low power cost of
communication, a point of particular concern in the case of a many-core architecture
in which computation is spread out.
Provided further application testing and algorithm development finds the paral-
lelism required, many-core architectures are clearly an important step in the correct
direction with the hypothetical ASIC Fynbos achieving greater efficiencies than any
of the other architectures reviewed. But while Fynbos, Epiphany, Kalray, and P2012
all achieve ratings in the tens of GFLOPS/W, this translates into nano Joules per FLOP,
and is therefore still an order of magnitude out from the exascale required pico Joules
per operation. Further, even when scaled to operate on an ASIC Fynbos, while effi-
cient, is far from producing the compute performance of even current systems. Given
all the further alterations proposed for Fynbos and APPRASE, and the existing gap
in performance between Fynbos and the likes of Epiphany, Kalray and P2012, it is
implausible that the Fynbos design would ultimately significantly out perform any
of these in efficiency or theoretical peak performance. Given Fynbos’s architecture
and control model and the domain specific design of these competitors, however, it is
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plausible that Fynbos may be able to outperform these in practical HPC application
execution. Due to testing limiting circumstances beyond our control this could not
be thoroughly examined or established leaving only design review and discussion as
a basis for evaluations.
The many-core hypothesis, however, has a scaling back in processing hardware
complexity as a fundamental principle. Determining exactly how far to scale and
where the line between too simple and simple enough for optimal efficiency is, is a
matter of design deduction but also experimentation. In this work it appears that
this line was overshot as Fynbos is too simple to achieve the necessary performance.
Measured changes have therefore been proposed, however, which will increase hard-
ware complexity slightly but will also add significantly to performance predominantly
through further partnering software exploits. While, having overstepped the mark,
this work has shown that pushing the burden of control to a compiler, in conjunction
with a many-core architecture, can increase efficiency, and be done in a fashion that
could realistically see adoption but the HPC industry.
In carrying out this work the following novel contributions are made. A many-
core processor for general purpose HPC has been developed and its use performance
metrics analysed for work as an HPC cluster node. The use of a Fortran autoparallelis-
ing compiler, which exploits static scheduling, to port sequential Fortran to a many-
core architecture for the HPC domain is unique, and has demonstrated the potential
advantages of such an approach considering the programmability and architecture
challenges facing industry.
Finally, therefore, Fynbos can be considered a prototype processor that meets the
requirements for many-core classification as understood in this work. Designed to
match the legacy APPRASE Fortran autoparallelising pipeline, it has significantly im-
proved compute efficiency over traditional superscalar sequential cores, but together
APPRASE-Fynbos as a system is not yet developed enough to deliver the compute per-
formance necessary for HPC codes. Also, even this improved efficiency is found to still
be below the requirements for exascale computing.
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A.1 Additional Explanatory Notes
A.1.1 GPGPU Programming Model and Hardware Mapping
As independent operations, the threads of a kernel may be distributed across mul-
tiple VPUs. Keeping a kernel within one SMX with a shared L1 cache, however, is
advantageous, both in terms of exploiting locality for memory read and writes, and
for data sharing between threads. A thread block is therefore defined as that in which
all threads execute the same kernel concurrently on the same SMX. Threads within a
thread block may cooperate with each other via the shared memory and synchroni-
sation barriers.
The size of thread blocks is dependant foremost on the resource limits of a single
SMX. Given the resources, multiple thread blocks may be executed concurrently on
the same SMX up to a limit dependant on; kernel memory and register requirements,
and the maximum number of threads per block and blocks per SMX, set by the control
hardware capacity of an architecture.
Once a kernel’s problem set reaches beyond the limits of a single SMX, however, a
kernel must be spread across multiple SMXs in multiple thread blocks creating what
CUDA defines as a grid. Grids are , arrays of one or more thread blocks executing the
same kernel by reading and writing to the L2 cache, and global kernel-wide synchro-
nisation between dependant kernel calls. The execution of a grid of thread blocks may
entail multiple accesses to the host memory, making its size limit, within reason, the
problem set size.
Tying this to execution on the hardware, is the SIMT concept described in Subsec-
tion 2.2.3.5. Threads of the same kernel are issued for execution in warps, batches of
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32 threads. Within a SMX, four warps, or 128 threads, or eight VPU instructions, can be
issued per cycle. The issuing of the warps take advantage of the fact that the threads
within a thread block must be independent and warps can therefore be executed in
any order. If the next eight VPU instructions to be issued within a thread block are
waiting on memory, an alternative set or thread in the conventional meaning, of warp
instructions may be issued so as to hide the memory latency, with execution of an-
other set of operations. It is therefore, these warps of threads that are interweaved
making the SIMT form of operation.
Summarising the connections between processing, programming abstraction, and
memory scope again therefore. Thread instructions are executed on a GPU core or
DP or SFU. Each thread has a thread and block ID, a program counter, registers, and
per-thread private memory in L1 cache. Threads are grouped into thread blocks in
which all threads operate within the same SMX and share data in a per-block shared
allocation of the L1 cache. Multiple blocks, executing the same kernel, operate in a
grid across multiple SMXs sharing data in the L2 cache via kernel wide synchronisa-
tion barriers. Finally, multiple grids may operate in an independent and overlapping
manner within a single GPU provided the resources for such exist.
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Table A.1 – A comparison of the hardware and programming models used in NVIDIA and
AMD GPGPUs. Where alternative titles are give they refer to; first the NVIDIA terminology,
second the OpenCL equivalent, and third a descriptive name given and used in this doc-
ument. The vertical progression is representative of the associated hierarchy, while the
horizontal matches the various models, or levels of abstraction, involved, to one another
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A.1.2 BRAM Analysis Table
Table A.2 – Cost of instruction BRAM form limits. As is to be expected, in certain boarder
cases where the instruction width is exactly divisible by nine, there is no waste.
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A.1.3.1 Serial Nature of Division
In terms of the SQRT and DIV algorithms used in practise, most are optimised for
hardware implementation due to the obvious speed advantage of such. As they share
stages of computation, SQRT is generally implemented as a variant of whatever DIV
algorithm is chosen, potentially even reusing sections of the DIV module hardware.
Only the DIV algorithms are therefore discussed in detail here.
some of their conclusions around algorithm dominance are slightly dated and a
range of subtle improvements have subsequently been proposed but the core algo-
rithms used in new processors have not changed significantly. [Kwon and Draper,
2009] reports Intel’s core i7 to be using a Radix-16 SRT algorithm, AMD’s Phenom II
and IBM’s Power6; Goldschmidt’s, and [Intel, 2012a] shows examples of how their SSE
instructions use reciprocal estimates and few iterations of Newton-Raphson for di-
vision and square root. Xilinx documentation unfortunately fails to detail which al-
gorithm their floating point division core uses. Nvidia Kepler GPUs use reciprocal
division and square root in a manner that they note is non-standard relative to the
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IEEE 745 floating point standard [NVIDIA, 2013a].[Oberman and Flynn, 1995] uses
four categories to group the common algorithms used:
The first, digit recurrence routines, most commonly SRT (named for Sweeney,
Robertson and Tocher who independently published it), use shift and subtraction op-
erations to resolve 1 bit per iteration. As such they converge lineally on the answer, but
occupy the smallest die area of the four and have the added advantage that a remain-
der is available on completion. Each iteration involves four stages looping n times for
an n digit word.
The second, functional iteration algorithms alternatively includes Newton-Raphson
[Ypma, 1995], and Goldschmidt [Goldschmidt, 1964]. These require more die area
but converge on the quotient quadratically. The larger die area is occupied by multi-
plication units, as the primary operation, and a means of forming an initial estima-
tion value. Such estimations are generally made with a look-up-table (LUT) or partial
array. Within the classification, Newton-Raphson is self correcting but requires two
dependant multiplications, while Goldschmidt requires error correction, but uses 2
independent multiplications which can be executed in parallel.
The third, very high radix division, is a grouping of methods that are able to retire
around 10 quotient bits per iteration. Such comes at the cost of generally more mul-
tipliers, meaning the approaches lies in a middle ground concerning die area usage
and latency. Due to its natural use of FMAs and BRAMs, the approach has been shown
to be a good approach for FPGAs[Amaricai and Boncalo, 2012].
Finally, [Oberman and Flynn, 1995] specifies a last grouping as variable latency
algorithms, which consists of methods of reducing the latency when possible. That
is, these methods shorten the latency of an operation when the particular operands
allow for such thereby reducing a programs overall latency. These methods include;
result and reciprocal caching for reuse, quotient bit speculation and self-timing to
minimise the critical path.
The functional iteration and high radiix algorithms all require an initial approxi-
mation to be made, either of the reciprocal or another related metric. The most sim-
ple source of such is a look up table (LUT) or a partial product array whose sizes are
directly proportional to the precision of the estimate. Or an alternative approaches,
not occupying memory area but logic, includes using a taylor series approximation
[Piñeiro et al., 2002].
[Oberman and Flynn, 1995] draws the conclusion that while more area can reduce
latency, predominantly when used to create larger LUTs, the latency of an architec-
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ture’s multipliers eclipses most other effects and is the dominant factor in determin-
ing latency as the algorithms are otherwise generally within range of each other.
Looking alternatively, for software approaches to division, where the motivation
for such lies in a partial or complete lack of floating point division hardware, the desire
to dynamically change precision requirements or possibly the opportunity to sched-
ule other operation in parallel. In both cases the algorithms used appear to only be
variants and optimisations of the methods already discussed. For embedded systems
supporting only integer arithmetic for instance, [Jeannerod et al., 2009] contributed
towards a floating point C library for integer processors. Alternatively [Markstein,
2004] offers a software version of Goldschmidt’s algorithm that achieves the same per-
formance as a hardware implementation provided the hardware used supports FMAs.
None of these approaches are parallelisable beyond a degree of pipelining or two
concurrent multiplications occupying an inner iteration loop’s contents leaving noth-
ing to be exploited by a many-core architecture. Implementing Newton-Raphson or
Goldschmidt’s methods in software, would incur an additional cycle latency of around
30-40 cycles depending on the exact approach taken, initial estimates, and the avail-
ability of an FMA operation or not. The significant increase is predominantly due to
the fetch and store stages included in every Fynbos fetch-execute-store cycle and the
fact that the process is serial.
Like Itanium, therefore, the APPRASE-Fynbos system has adopted a middle ground
solution. Assuming that both are infrequent we have implemented a division module
but only in a limited number of PEs, and chosen a software solution for square root.
A.1.3.2 Xilinx Division Hardware
The datasheet for Xilinx’s Floating-Point IP core [Xilinx, 2011b]does not describe what
algorithm exactly they have selected used but the equivalent integer divider core has a
detailed explanation of the high radix with prescaling algorithm it uses[Xilinx, 2011a].
We assume the floating point core uses the same for mantissas division. The de-
scription given for the integer divider therefore, indicates that operands are prescaled,
pushing the divisor closer to 1. Thereafter, the operands are normalised, before both
are multiplied by an estimate reciprocal driving the divisor towards 1 and the numer-
ator towards the quotient and the cycle repeated. The iterations themselves are done
in using a carry-save multiplication and subtraction making use of the XtremeDSP
slices. Regardless of the fundamental algorithm, [Xilinx, 2011b] is clear about the core
being fully pipelined, however this is not of any use in the context of Fynbos. One of
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the drawbacks of using Xilinx IP cores is DSPs may or may not be shared, depending
on synthesis settings and how code is written.
A.1.4 Host commands
Table A.3 – Table listing the components of the host issued commands directing Fynbos
into the four modes of operation required to execute a program. The exact bit range for
each component are not included as they depend on the shape and configuration of Fyn-
bos. All commands are standardised in length for a given configuration, however, with
Run and Off load including a ’don’t care’ section each to make up for being shorter than
Load data and Load instructions.
Command\Component Defined Command Sections




































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Difference between the result values calculated using a x86, x86-64, Fynbos FPGA 
and Fynbos simulator 
X: FPGA-FORT32 X: FPGA-FORT64 Y: FPGA-FORT64
X: FPGA-SIM32 Y: FPGA-SIM32 Y: FPGA-FORT32
Figure A.1 – Comparing the X and Y co-ordinate values of the single body solar system
calculated using different systems, the values plotted are all absolute differences. Both X
and Y co-ordinate result differences are shown. In each instance the FPGA values used
were generated using a Fynbos configuration supporting sinlge precision FPUs only. The
series labeled FPGA-SIM compares the FPGA values with those generated in a single pre-
cision version of the simulator. Registering zero difference indicates the FPGA hardware is
functioning correctly. The series labled FPGA-FORT32 compares FPGA values with those
generated on an x86 system running Fortran code using REAL*4 type variables. The series
labled FPGA-FORT64 compares FPGA values with those generated on an x86 system run-
ning Fortran code using REAL*8 type variables. It is clear the absolute error (difference)
































































































































































































































































































































Figure A.2 – Graphs of three ranges array size showing different program length behaviour
for constant DCS capacities. Note the same y-axis range is not used in each graph, graph
(b) and (c) each have consequitively smaller ranges so as to show the behaviour best in
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Figure A.3 – The above three graphs each plot the width of execution rows for the seven
body system compiled for a range of Fynbos configurations. In (a) only copy operations
are included in the count. In (b) all operations are included. Finally (c) contains (a) sub-
tracted from (b) plotting the complete program profile minus all copy operations. Clearly





Index to Digital Attachment
The following is an index of the significant files supplied with this work in digital form.
Not every file is indexed here but the README.txt file found in each directory includes
greater information about its contents and their purposes. All paths are given with
reference to the top level directory “Appendix-Digital-Attachment/”.
All code included here was created by this thesis’s author, the codes pertaining to
APPRASE up until xml generation are the property of J. Collins and SimCon Lts and
not supplied although example outputs of the process are.
1 ./Fortran_Transformation/ Contains documents on the details on the transforma-
tion processes and example outputs of the transformation processing carried
out on the solar body test cases including intermediatory files.
./Doc/ Details on the transformation process.
./sqrt_heron/ Source for square root Heron’s method implementation.
./ss_series/ Source and intermediatory files for each of the body count test cases.
2 ./Fynbos/ HDL code for Fynbos and python scripts for running the system:
./Communication/ Python scripts for converting FPGA bin file into a ROACH
loadable bof file, loading the bof file and communicating with ROACH to
execute a program.
./HDL/ Fynbos implemented as VHDL code
./IO_Generation/ Python scripts for converting *.xml to Fynbos load file.
./Post_Processing/ Python scripts for converting the Fynbos returned data to
decimal and corectly ordered format.
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./Test_Generators/ Python scripts for generating Fynbos hardware system tests
3 Hardware_Tests HDL test projects and scripts for scraping and collating data from
the Xilinx report files.
./1024/ Comparative compiles of Fynbos array on the V7 using 1024 deep in-
struction and data memories.
./2048/ Comparative compiles of Fynbos array on the V7 using 2048 deep in-
struction and data memories.
./ISE/ Comparative compiles of Fynbos array on the V5 using 1024 deep in-
struction and data memories.
4 Software_Tests Software tests, data scraping scripts and resulting spread sheets
./FPGA_32b_compared_to_everything_else.ods :Spreadsheet containing com-
parative X and Y co-ordinate results from the solar system application (sin-
gle body) generated using Fynbos (single and double precision), the Fynbos
simulator (single and double precision), and x86 and x86-64 based archi-
tectures.
./Increasing_Bodies/ Analysis of APPRASE’s schedules when the number of so-
lar bodies is increased.
./Seven_Bodies_Scaling_Fynbos/ Analysis of APPRASE’s schedules when the Fyn-
bos configuration is changed.
./Xeon_Comparison/ Code, binaries, and hardware system specifications of the
solar applications run on a Xeon platform.:q
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